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Abstract 
This thesis considers the noise peiforniaie of a new design for ii-clian nd 
deep depiction mode metal-oxide-semiconductor (A/10S) transistors. The 
deep depletion mode transistor differs from coi.ivetitioiial N/1 0S tiat is.istors 
in that the cone!uctiig chaiiiiel lornis in a dccl) 1).- tVpd w(,11 \vl thl ii 1 IC 
type substrate. The low levels of in purity concent ratioi in the 11 - well lot 
this novel transistor allow the clistrbution of the charge iortnwg the ('OH-
ducting chatinel to be controlled by setting the gate voltage and substrate 
bias. It is shown that I)V careful choice of 'operating poi ii Ow low fre t -' 
noise caii be reduced to all order of iiiagui itude below HIM toil a.i Iv ul )5(i. \ ed 
iii. conventional MOS transistors. 
Numerical simulation is used to show that this low noise operation is 
achieved by biasing the transistors so that the ciraunelis uiade to turin iii 
the bulk away from the silicon-silicon dioxide interface. 
An anomalous oscillation observed in deep depletion uiiode MOS transis-
tors at temperatures lower than ambient is described. 'I' his oscillation niade 
complete characterisation of the noise in the deep depletion transistor at 
low temperatures difficult, and the anomalous effect may preclude the use 
of such devices at low temperature. 
It is shown that there are problems incorporating the deep depletion 
transistor in conventional buffer amplifier circuits because of the high con-
ductance of the device. An innovative design for a ca.scode amplifier in- 
corporatiiig a. (lee!) depletion MOS transistors is proposed. i lie lesLilulig 
buffer amplifier offers medium gain and excellent, noise performance. Such 
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Definit iont 
noise n. any undesired electrical disturbance in a circuit, 
degrading the useful information in a signal. 




One of the most important advantages of metal oxide semiconductor ( N/lOS) 
transistors is their small size, and t-heir coiisec1uttit (-as( ul iiteiat lull [I]. 
This attribute can prove useful iii certain allalogLie signal processilig appli-
cations where silicon area may be at a prenu urn. One such ap pIica1 ion is the 
silicon backpiaiie for advanced infra-red detection svslenis [2]. Vocal plane 
detector arrays fabricated in, for example, c.aciuu urn mercury tell wide are 
mounted on a silicon integrated circuit using advanced liv bin I tee iii iulogv. 
The silicon circuits supply the necessary bias coiidl it ions for 111c ai'iav of d(-
tectors. and some means of pio'uig the signal from each detector. 'y picl 
interface circuits require a buffer amplifier with moderate gain, high input 
impedance, and low noise. To a large extent, the detector elene-'nt pitch 
dictates the area available for this circuitry on the silicon. Such applications 
deal with extrenielY small signal currents. and conveti! tonal M OS I ansist Os 
with the conducting channel close to the siiico,i-silieoii dioxide iii erlac [11 
have proved too noisy. 
Junction field effect transistors (JFETs) differ Ironi conventional MOb 
transistors in that the conducting cliamiel is constrained by tile depletion 
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layers surrounding two reverse biased p 	ii iinctoiis [.1] ..\ An advantage 
of this type of structure is that; the charge forming the conducting chaii nil 
is isolated from any interfaces or junctions which could make significant 
contributions to the electrical noise seen in the device. Thus, the measure 
noise levels are in general much lower for JFETs tiiaii MOSS transistors. where 
the charge is in intimate contact with the silicon-silicon dioxide iiiterlac-' [ri]. 
There are, however, considerable problems in iii corporat.iug .J F'E'I' tech-
nology in applications such as the mba- red detector interface ni' c run i liv de-
scribed above. Junction FETs require additional space for iluv ice Ad at 
6]. This conflicts with the high packing density meqiure by the application 
outlined above. An additional probleiii would be We ixtra p rucdssm I ig slnp 
required to fabricate the .J hhTs on the same waler as the rcinailldcr of' tin 
MOS circuitry. 
The airn of this research, therefore, was to see if existing MOS p.loc'ss 
technology could be used to design an MOS transistor wit Ii the ii ilicinut 
advantages of the JFET. The standard process used was the Philips CrjUU 
u-well CMOS process. Devices were fabricated at the Philips ( olnl)olimnts 
plant, Southani pLo ii. 
Now. Buried-channel C harge-Coupled ci Devices (H( I Ts) [1] oiler lower 
intrinsic noise then Surface Charge-Coupled Devices ( S(( Ds) by isolating 
the charge packed from the silicon-silicon dioxide interface by a surface de-
pletion layer. The BC(A) structure is formed by fabricating the ((1) gat.( 
over an n-well (assuming u-type packets). Thus. by forming an 	OS tran- 
sistor in an n-type well on a p-type substrate well it l imuld 1)1 pus."ilAc 10 
bias the device such that the conducting channel is isolated from t lie silicon-
silicon dioxide interface. 
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In this thesis, these devices shall he re!erred to as del /) (l( pl(lion VMS )
transistors. By depleting the surface region of these devices. they cali he 
made to conduct in buried channel mode, and it is this mode, of conduction 
that is of principal concern here. Results of noise mneasurenmeuts Ull these 
structures are presented and a model to explain their noise peilorinanee is 
developed. 
There are three main objectives in this thesis. 
to show that the deep Clel.)ietiOi) mode Nil OS I raiisisl.or offers superior 
noise performance when compared with conventional s ii riac(' (II ai ii el 
devices. 
To explaiii I his inproved iioise perlormnaiiee tisilig 	si iii ht iolls 	of 	1 lic  
charge distribution in the devices. 
To consider the suitability of the (heel) depletion mode N"! OS transistor 
for use in a buffer amplifier for infra-red applications. 
Detailed d.c. characteristics are presented for the deep depict oil ii iode 
devices. NotablY, parail ieters such as transcond u etal ice. g 1 . and forward 
conductance, g, are nieas urecl at Was points where Ill- device noise per-
forrnanc'c is known. It is shown that an order of ,nagnitud i'fduc/ion in tht 
low frequency noise per/o'ii ance is possible with little or no degradation in 
the trai sis toy gain for as elected range of ope raing pon.Is. 
A computer model which solves Possons equatloil ill one dinieiisiun is 
presented. Solving Poissoiìs equation ill one diinensioii is slIo\\'il 10 be an ex-
cellent means of modelling NIOS transistor behaviour when they are biased 
in the linear legion. Results of siniulations on dice!) depletion niocie devices 
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are used to explain observed noise performance and inea.surecl (IC. ('ilarac-
teustics. 
A number of other more conventional MOS structures are characteriseci 
in order to confirm that the measured noise in these deep depletion struc-
tures is indeed low. In particular, n-channel enhancement niode, iiitrinsic 
enhancement mode (NI OS transistors with no threshold ililpiani ii tin' ci a.i 
nel regioi.i) and depletion mode mode transistors are investigated lit ;\ )en(iix 
A. 
1.1 The Deep Depletion mode MOS tran-
sistor 
Figure 1.1 shows it schematic cross-section of a deep dcpictioll I nude MOS  
transistor. The specific details of the device labi'ication are presen ted iii 
Chapter 2. For completeness a brief description of device fabrication is 
presented here. The starting material is a p-type substrate An n-well is 
formed on this substrate by a combination of ion implantation and 
temperature drive-in. Sotiive and drain ion tact s are urn n-' I bv iiIii Is ng 
donors into the n-well. Device fabrication then proceeds as lot iou cciii julia1 
MOS technology with gate-oxide growth, polycrystalline silicon deposition, 
etc. 
The detailed operation of these deep depletioii mode MOS transistors 
will be discussed in Chapter 2. 
13 





Figure 1.1: Schematic cross section of a deep depletion iiiudeM()S 
transistor. 
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1.2 Thesis Plan and Structure 
Chapter 2 presents an description of the fabrication of the M OS transistors 
studied in this thesis. A process modelling program, K1, 1-,  RiM is used to 
simulate the doping profiles of tue deep clepletioii MOS tra.nsistous. IJopi ug 
profiles from IC ECR.EM offer insight into the physical structu r( of' the MOS 
transistors studied here. In addition, the simulated profiles can he used as 
input to the device nioclellmg program discused in Chapter .1. The Ck'tai]('dl 
Operation of the deep depletion mode M OS transistors is (liS(Uss€'d The 
chapter is concluded by a study oh noise Inechallisills relevant to MOS I ra,11 
sistors, and shows how noise sources are coin bined to give tIe ci iaiaeLerit.ic 
noise spectral density. 
Chapter .3 presents a program for solving Poisson s equation ill one 
dimension using numerical methods. By using the profiles geiiei'atcd In 
ICECREM in Chapter 2. it is shown how this numeric solution nay I)c wscd  
to model the spatial distribution of charge fornming the (hfl! el. It is shown 
that solving Poisson's equation pennits predictions oi noise beLay IOU! in 
deep depletion mode MOS transistors to be made. 
Chapter 4 gives an overview of the theory and practice of noise niea.-
surements. The characteristics of the apparatus are discussed, aiid the tech-
niques used contrasted with those used by some other authors. 
Chapter 5 presents measured noise results for 'ii-clianiiel Cleef) depletion 
mode MOS transistors described in Chapter 2. It is shionmi I hat, Lv care-
ful choice of bias point an order of magnitude reduction in low frequency 
noise levels is possible in these (leef) depletion mode devices. .Siiiinlations 
performed using time piogralli discussed in Chapter 3 slio\v that low noise 
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operation is achieved when the (barge forming the (liajinel IS iiioved i iito 
the bulk silicon. It is shown that an optimum bias condition exists, and this 
bias point is investigated. 
Chapter 6 describes a low frequency oscillation measured in depletion 
and deep depletion mode u-channel IVIOS transistors at temperatures lower 
than ambient. The effect was seen as a periodic and tempora.iv ill(r(-ase ill 
the channel resistance. Although the magnitude of this effect was shown 
to be small,, it prevented complete chara.ctensa.tion of the noise iii (hp let ion 
devices at low temper atuie. 
Chapter 7 considers possible applications for the how lose deep tp1'-
tion mode MOS Iralisistol's investigated iii I his I hiesis. It is ShIU\Vn I fiat lie 
devices Ii ave poor saturation characteristics giving them a relatively 1i igh 
channel conductance. This conductance precludes their use in Coli\eII tiunal 
buffer amplifiers such as the simple Inverter. hi order to exploit their low 
noise performance, a iiovel design of cascocle an i pl tier 	p opused I u pu- 
rating a bipolar transistor with a (led) depletion mode M OS Irajisistur at 
the aniplifier mpnt. Siuli a desigii 1111plit he rea-lised using (oInhjiII('d Lipular 
and CMOS (B]-('IVIOS) process technology. 
Chapter 8 draws conclusions from results and ajalvsis in the thesis, and 
discusses possible future areas for research. 
To confirm that the measured noise levels ale indeed low. in 'a ii si tnt ii 
for a number of other M OS transistor technologies are p reseim ted Ill A p pen dix 
A. Specifically, u-channel enha.nceinent, and n-channel depletion mode tran-
sistors are characterised. It is shown that the characteristics of the enhance-
ment transistors are predictable and easy to model. Depletion mode devices 
are shown to exhibit similar characteristics to deep depletion devices, but 
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any reduction in IlOiS(' an the charge is pushed awa.y fioiii lite channel is 
niucli less pronounced. lntrinsic" enhancement MOS transistors having 110 
implant in the channel region are shown to have noise characteristics V(:'iy 
sinilar to those for convenl;iona.1 enhancement transistors. This result mdi-
cates that any dania.ge resulting horn the 1)01011 i uplant is annealed out and 
does not rnake a significant contribution to the low Irecluelicy noise level. 
Chapter 2 
Device Fabrication and 
Physics 
In tins chapter we begin iv presenting details oF Lie lainicatiuii UI I lie deep 
depieton mode 1\/I OS transistors studied ire. Si ii u Lations of the dope ig 
profiles Hi tile M OS traim sistors can be used to deduce the (I itii lintioti of 
charge which forms time conducting channel. The operalloll of the deep 
depletion mode MOS transistors is (I iscussed 	hum] lv in 111 1', ii ej teu. 
survey of iioise mechan ismns relevant to the M OS tram sister is presm ii ted. 
2.1 Process Details 
In this section the process steps which lead to the fabrication of the deep 
depletion iri.ocle l\riOS transistors studied here are discussed. 
A schematic cross section of the deep depict ion mode \ I OS i ransisl or 
was presented iii Chapter I. The ICE(1'REI\'I [8] process si rulation package 
was used to model the expected doping profile of the deep depletion niode 
MOS transistor. The profiles generated are used as input to the siniulatlolls 
1$ 
in Chapter 3. Chapter 5. and Chapter 6. ICF( CH FN is iii 	liiced iii I lie 
following section. 
2.1.1 ICECREM 
ICECREM is a one-dimensional simulation package which can he used to 
model device (101)1 ng profiles. The program pro\'idrs a graphical usei titer-
face to the models used in SUPREM [9], a non-Interactive process sil un Latiuti 
package. The user enters details of individual process steps suci as oxida- 
tion and implantation. ihe process steps would iui'i ual Iv I 	Si! II lated ill 
the order in which the fabrication lakes place. iiue uider 	portant be- 
cause of important cuniu lati ye effects winch occur (luring processing. such  
as diffusion ol impurities (hiring oxidation. 
After each process step the user is presented wi iii a graph ica.l represem I - 
tation of the device (loping profile after that step. 
By means of illustration, Figure 2.1 shows a typical dialogue between 
the user and ICECREM. Computer prompts are shown in bold type to 
distinguish theni fl'0111 user data. Lines starting with an a.sterisl< are user 
comments, and have been added Rr claTi tv. Figure 2 I is pmeiisiiv I he i i pill 
used to simulate the deep depletion profile discussed in the following section 
(the profile is illustrated in Figure 2.2). 
2.1.2 Fabrication of Deep Depletion MOS Transis-
tors 
All n-channel (lee!) depletion mode MOS transistors sI udiecl here were lornied 
on p-type wafers with a crystal orientation of <100>. This orientation is 
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Select key : title 	 * For reference 
Enter text : Deep Depletion 
Select key : substrate 
ornt elem conc 
100 	boron 	4.3e14 
Select key grid 
dxsi xmax 
0.01 	10 
Select key : oxidize 
temp time model 
905 	70 	d 
Select key : implant 
elem energy dose 
phos 	80 	7.2e11 
Select key oxidize 
temp time 
1050 	1440 
Select key : plot 
Select key : end 
* Substrate details 
* Grid spacing and depth 
Initial Oxide 
* Phosphorus Implant 
* Drive-in 
* Request Plot 
Figure 2.1: Typical user dialogue with 1( EU F L\I 
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preferred over <1] I> since it has a lower density of atoms iii the surface 
plane. Indeed, an oxide grown on a <100> crystal orientation can produce 
one tenth the trap density of an oxide of similar thickness tes  witl < I 1 I > orien -
tation [10]. Subsequent sections will show that a. low trap densi tv is dcsi ra.blc 
for low noise transistors. 
The boron substrate clopilig was 5.5 >< 1014aioiics ciii 3 , giving a sheet 
resistivity of 15 - 20 Q cm 2 . This substrate doping was rather lower thati 
conventional values (an I 0ioi,i cinT 3 ) [10]. However. As light doping ol 
So the desigtier of analogue MOS circuits smaller source-drain calnicil 
and a device threshold voltage which will he less sciisitiv( lu substrate bias. 
The lower substrate doping will, I owever, lead to a red uccd sorirce-d ra.i ii 
punchthrough voltage. P unchthrough voltage was not it problem in this 
study since the devices geometries studied here were large with H iteasureci 
channel lengths typically, in the range 6 jtiii to 15 .im. The devi c geul el. ries 
are typical of those used in analogue circuits in ut Ira- red app icaiioils 
Deep depletion n-channel MOS transistors were fabricated by Iol'Ilnng 
the devices in an it -well as shown in Figure 1. 1. The well was fornicd by 
implanting phosphorus through a. 300 A oxide thickness into the silicon. 
The dose was 7.2 x 1011 eiii 2  at an energy of SO 	V. Figure 2.2 (a) shows 
the ICE(REM (loping profile inmiediatelv after the pliospliolii inlplaiii 
The crucial stage in the fabrication of the deep depict ion \ I OS I no sislor is 
the long drive-in at high tenipera.ture. 'Elie va,Iers were heated to t0.50 
for 24 hours. This resulted in it modelled p-n junction depth of 2.85 pi. 
This is illustrated in Figure 2.2 (h), which shows the ICECREM profile after 
the drive-in. 
Some of the deep depletion devices were subjected to an add t ui al at- 
21 
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Figure 2.2: I(ECREM profiles for deep depletion lliude.r\lO 
sistor immediately  after implant (a.) and at eiicl of labriral iou (I, 
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0,0 0 	0.00 	2.00 	3.00 	1.00 	n.0  
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Figure 2.3: 10ECH EM profile for deep depletion mode M OS t 
sistor with additional arsenic implant. 
semc implant after the phosphorus drive-rn. 11.1e oxide was ii nit reniuved 
and the arsenic implanted directly into the silicot I at, an ci Ierg,v oh' -10 I' I' 
This was then annealed at. 950 Oç  for :30 minutes. Ihe resul tilog prolil( as 
modelled by ICECREM is shown in Figure 2.3. 
The two cheep depletion mode profiles shown in higures 2.2 (h) and 2.3 
are based on profiles used in buried channel charge-coupled devices (B('(-'Ds) 
[7, ii]. The latter doping profile with the additional arsenic implant is used 
in CCD applications where increased speed and charge handling capacity are 
required [12, 13]. The increased speed is a, direct, result of the bulk mobility 
being higher than the surface mobility. 
After the deep u-well had been dehuied by ii ilpIar tat loll and drivc-11i. 111c 
source and drain contacts were fabricated. Phosphorus was diffused h-0111 an 
10+ region deposited in the areas where source and clrani contacts were to be 
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Drain connections 
Dl 	D2 	D3 	D4 
Gate 	 Source 
polycrystaline silicon gate 
source and drain contacts 
n well implant 
Figure 2.-i: Plan of -i transistors as configured on the test (- 1) 11). \ 
common gate and common source are used to reduce the pin count. 
fornieci. This u  deposition came [tom PO( 13 gas-. \ )5U O(  dii ce-in ui 
60 rniiut.es gave a diffusion depth of around 0.1 pin. 
Figure 2.4 shows a floor plan of part of the test chip. Four devices of 
each kind were fabricated on the chip. The design width of each device was 
100 jim, with the channel lengths ranging from 6 jimmi to 15 jIm in :3 pin steps. 
Common source and drain connections were routed to each MOS in usi si en 
with separate connections for the chain of each device. 
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2.2 	Operation of Deep Depletion MOS Tran- 
sistor 
It is comnionly reported that low frequency noise in i\l OS transistors arises 
chiefly through interaction between carriers in the cliatinel region and traps 
located near the sIic.oii-silicon dioxide interface [14, 15, 16, IT]. It follows, 
therefore, that If the conducting channel can he macic to form away from 
the interface then the low frequency noise could ill pri mci pie be reduced. 
Figure 2.5 shows a cross-section of' a (leej.) (!epletiOti NI OS 1 at sistur 
through the channel rcgon. Here are two depletion legIons ii Oils (!c\ lc(. 
A junction depletion region of width r1  is formed around time ii metal! mm rgical 
junction between the p-type substrate and the n-type well, see Iigume 2.5. 
Assuming for the moment that we have an abrupt 3unctioll between I he ii.-
type well and the p-tYpe substrate, the width of this depletion region can be 
calculated Imoni [4] 
q ( ,VA ND) 
	
(2.1) 
where (-.si is the permittivity of silicon, q is the electronic charge. :VA  and •'D 
are the acceptor and donor concentrations, and V is the built -in voltage of 
the p-n junction less the applied external (reverse bias) voltage. This applied 
voltage will be the potential difference between the conduct hg chitim mel amid 
the p-type substrate. At the source end of the channel, tins external voltag(-' 
will he VBS.Tints, from Equation 2.1 it can be seen that time width of tins 
depletion region is modulated by the substrate bias. 1B.9•  In addition, the 
width of the depletion layer at the drain erid of the channel will be greater 
than the source end since 1 BD > 1BS under normal bias conditions. I. ( . BS 







I 	I conducting channel 
I depletion region 
polycrystaline silicon gate 
gate oxide 
Figure 2.5: Cross section through channel of a dee1) depletion mode 
MOS transistor. 
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is not accurately modelled by Equation 2.1, but in general the width of the 
clepletioi I legion will increase with increasing substrate to cli ai mel voltage. 
A second depletion region of width a 2 will be ion ned mu] ie.l iately ni der 
the gate. The width of this surface depletion layer at the source end of the 
channel can be approximated by [18] 
[2csi 
q 
ND (_VGS+I/'S)] 	 (2.2) 
where OS is the surface potential. Recalling that the threshold voltage is 
uega.tiveior these deep depletion structures, is will hccicmtr t hUrt lie (hejIlet ion 
width will again be largest at the drain end of the ehmauiimel. I )epleti img time 
(:Iiallnel of tree carriers by making the gate inure negative is aiialugouis to 
the pinch-ofT mechanism in a junction field effect transistor (.J VlYl) [191. 
As the gate voltage is reduced, a layer of the depleted region ii 1(1 liately 
under the gate will eventually become inverted. I the gate voltage is iii ci 
reduced lurt,lier, time additional voltage will be dropped over tlmk iimvemsiuui 
layer. As a result, the width of the surface depletion lacer will Ii ace 1-ca( Ilcd 
a maximum wlieii the surface becomes inverted. If pinch-oil has not been 
achieved for this gate voltage and drain Was, then time only wax to red rice 
the drain current further would be by modulating the depletion region round 
the metallurgical junction by modulating the substrate Was. 
It was found that a substrate bias of at least —5 V was required in the 
deep depletion mode transistors in order to turn the device 'off'. If the bias 
was less negative than this. then the metallurgical junction depletion width 
was not wide enough to allow the device to turn off for any drain voltage. 
Measurements of the gate voltage characteristic under SUCII conditions would 
show that the gate lost control of the channel wlieii the Was was suliieielm thy 
negative for surface inversion to occur. This gate volt age \VdS [on lid to he 
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around —5 1 	As will be sect I in Chapter 5, the nieasurerneiits on deep 
depletion MOS transistors were made with a, substrate bias chosen so as to 
prevent surface inversion. 
From n Figure 2.5 and Equation 2.2 it is cleat' that lot' gate voltages. Pbs 
less tha.i.i the channel voltage plus the built in potential, the chaiiiu-'l .vill 
be isolated ii'oni the gate oxide by a, sui'tace clepleton region [20]. if the 
main contribution to low frequency noise in these devices conies, lroiii traps 
close to the s1icoi:i-si hcon dioxide interlace then we would ('xpe('l. to Sd'(' a. 
substautia.l improveil lei it, in the low h'eqiieitcv noise peuloriita.iiee. I ideed. 
these strii(tuies ate ideal lot' investigating noise I)('rl i, niatt(' its a. hincl,ion 
of, channel position. By ('hanging the gate voltage and sit bst tale poU'lil a.1 
in opposite directions, with respect, to the source, it is possible to move the 
channel spatially while preserving tite drain current.. To mli eve this, the 
gate and substrate voltages need to be changed by differing H lag! it. 11(1 nm, 
ihei'e are two reasons lot' this. Pirstln the coupling bel.we'ii the gate and 
the channel is substantially reduced Wile!! the ('itaug(' uniting the chiaiitt&'h 
is moved into the hulk. This has the added effect of reducing i  tile device 
transcon duct ance, g, to a. large extent. Secondly, the bulk mobility call be 
up 50 % higher than the surface mobility [21]. Therefore the ('ha.nhlel 'a' ill 
occupy less volume when it is in the bulk for a constant MR en in- il 
Figure 2.6 sho\.vs a. schematic representation of the surface and nile! ion 
depletion regions to illustrate the points discussed above, the device is 
biased iust above threshold voltage in the buried channel mode. Figure 2.7 
shows a, schematic of the band bending in this device at a. position half way 
between the source and drain. The simulation program to be uttroduced in 
Chapter 3 can be used to estimate the metallurgical junctIn depIct jolt layer 
28 
SOURCE 	 GATE 	 DRAIN 




SUBSTRATE 	 Tr.rTu 
Figure 2.6: Surface and junction depletion layers iii a deep depletioii 





E 1  
E 
silicon-silicon dioxide interface 
Figure 2.7: Schematic diagram showing band bending in a clee 
depletion mode MOS transistor biased above piiiclnoff in the l)Uried 
channel mode. As the gate voltage is icci uced. 1 ic baiids at I lie 
surface vill be •pulled Uj). and the viclt.li of the surface depletion 
laier will increase. 
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width, a 1 , and the surface depletion width, .1:2. For exaniple, a substrate 
bias 1BS  of —5V will result in a the metallurgical junction depletion width 
extending around I .2nn up into the n-well. A gate voltage 1cs of —4 V, 
would result in a suriace depletion width of around 0.6jam. These estimates 
were based on the results shown in Figure 3.12. 
2.3 Noise Mechanisms 
There are three types of noise relevant to the operation of the M OS siruc-
tures examined here: thermal noise, shot noise and flicker noise [22]. 
2.3.1 Thermal Noise 
In 1928 Johnson [23] lou ii (I experimentally. with a. theoretical ptoui given hr 
Nyquist [24], that the root mean square (r.in.s.) noise voltage, c. across a 
resistance, R, in thermal equilibrium at an absolute temperature. I'. was 
where k is Boltzmann 's constant. and B. is the band \vidlh ol I lie ii)(IiISI-11''1110  
11) 
systein. 
The voltage spectral noise density, Sv(f),  expresses the magnitude of 




where e 2 is tile mean square noise voltage. For tticl-Ilial noise, this is cull-
stant throughout the frequency domain, see Figure 2.8. Thus, tliernial noise 
is often referred to as white' noise. in practice quantum effects cause the 
0 
0 	 FREQUENCY, f 
Figure 2.8: Noise spectral density for tlierina.l 
thermal noise to deviate from a, white spectrum at frequencies above around 
100 CH--. 
It is well known that Equation 2.3 applies to an\ passi \e two teruli ia! 
network at a. temperature. 7'. with a series resista,n(e. If [25]. Iii I lie ('ollieN I 
of IVIOS transistors biased heIO\V saturatioi I ' WlleI'(' Ilic ii 	deVi('e appeal's Ilkc  
a, linear resistance, Ii IS 1/!Jds where ,Jds 15 liii' sinai! sigii.i ('UfldlI('-
tance [26]. The thermal noise level provides a white noise ftloor, i. '. the 
theoretical noise minimum for that resistance at that particular temperature. 
With the 1VIOS transistor in saturation, the equivalent, input noise can 
be referred to the gate. and can be shown to be [27] 
where y n is the device transconcluctance. 
2.3.2 Shot Noise 
In IYIS Schot.tkv [28] carried out the first t heoret ba.! st. udv ol II u('l.ual ut is 
in the anode circuit of a temperature-li initeci theriniouic diode. 'ibis st lIdv 
lead to the concept of the shot. noise source. Shot noise is also seen in solid 
state devices and arises from the correlated departure of carriers entering a 
- 
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space-charge region separating p-type and n-tv p( iitattrial. Hw ma lgiiii iid 
of the r.m.s. shot noise current, i, is given by 
(2.6) 
where e is the electronic charge and I is the d.c. current flowing in the device. 
This equation assumes a, full shot noise contribution CO the nieasu red noise 
in a device carrying a current of I. As will be shown in Chapter 5. under 
certain circumstances it, is possible to I ia.ve a pail wi shot noise runt tibu tiuti. 
The spectral density of shot noise is wltite. As we shall see later. tlie noise 
results presented here indicate that deep depletion iliocle MOS transistors 
appear to have a broad-band shot noise contii bntioii W11('11 operated ii the 
saturation mode. 
2.3.3 Flicker Noise 
All electronic devices carrying a direct current exhibit a low treqiiencv flicker' 
noise in excess of the thermal or shot noise floor. In nianv devices the liolse 
power increases approximately in inverse proportion to the frequency. 111tis 
flicker noise is often called 1/f noise. and has been observed over dii cxtrii-
sive frequency range with measurements having been made from I U  
to 10 MHz [29, 30, 31]. Theoretically, the noise must level out as zero 
frequency is approached for o > I. otherwise the integrated noise energy 
would be infinite. 
It should be noted that flicker noise has been i observed iii a wide range 
of plisca1 systems .Asv well as electrical devices such as sen bond tnt urs 
t Many authors refer to low frequency noise as 1/f noise. However, the frequency 
dependence is rarely if ever 1/f, but more generally 1/f with a normally close but not 
equal to unity. The term flicker noise is preferred. 
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and thermionic valves, flicker noise has l)een ii ieasurecl in systems as 	Verse 
as the distribution of the flood levels in the liver Ni k, [:32], trafFic Current 
densities [33], and the motions of the geographic pole [34]. 
The noise spectral density of flicker noise can be expressed as 
Sv(f) 	 (2.7) 
where C is a constant for a given sample under a specified bias and ten i per-
ature. 
There can be little doubt that flicker noise is 010 to trapping states of 
sonic kind, but, a physical model which can explain die Ii nge range of tinic  
constants observed has remained elusive. What can he said is that trappilig 
is more likely in the vicinity of a sit rlhce or interface because of Fig! er trap 
densities. see e,. [I. Results presented here (onfirmn this Si cc the noise in 
a deep (lepietlon MOS transistor is reduced suhstamii ally when die cliamimiel 
is macic to lorni in the hulk away from the silicon-silicon. dioxide interface. 
Many models have been proposed to explain the high Ii magi iitude of [ow 
frequency noise observed in M OS transistors relative to. for example. bipo-
lar transistors [35. 5] Models suggested can be divided into two disti mid. 
categories. The first category account for flicker noise by considering H uct ci-
ations in carrier mnohltv. Tins was first suggested by l-Iooge [36. 37]. with 
subsequent refinements by a number of authors, c.q. reference [:35]. The 
second class of model belongs to the number fluctuation category. In I his 
case. the low frequency noise is explained by considering physical imieclia-
nisms which leach to fluctuations in the number of free carriers in the device. 
The spread of time constants involved \V ith the WOW cci 111cc! iii Ii 5111 gives 
rise to the frequency dependency of the noise. A description of each of the 
two types of model follows. 
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IFlooge's model for low frequency noise assumes that, time niolnhty of free 
charge carrier ffiictuate independently of one another. The net effect of this 
mobility fluctuation is a, noise spectral density giver by the empirical torn tula 
Sv(f) = 	V 2  
where au is the Hooge constant with the value 1H  =2 < 0-s, N is the 
number of free charge earners in the sample, and V is the voltage across 
the sample. To a.ccon it. fir the (X -' nment.a.l ly observed vat ues of crH less 
than 2 >< iO, the theory was modified by llooge and Va.ndainine [38]. 'lhey 
suggested that, only collisions between the charge carriers and iI e lattice were 
responsible [or time flicker noise, and not surface aid iii pu ril.v scattering-





where It is the mobility Of the charge carriers and 11L  is the mobility oh the 
carriers if oily lattice scattering occurs. 
In the number fluctuation model, first proposed by N'IcV'iiorter [39]. the 
characteristic 1/j" spectrum is built up front it range of (I iS(i(:'1.e 1. rapping  
events, each associated with its own time constant. Q. NOW. it siugh-' I rap 
with an associated time constai t. will give rise to a Lorentzia.n type spectru in. 





i+' 2 T0 2  
If we now have it wide range of trapping events. then time conibnied effect 
of all the Loreni zia.n distributions can produce it single spect ruin Wi I Ii it 








0 	 log(f) 
 
Figure 2.9: Pure Lorentzian spectrum (a) with a. characteristic 
time of 70 , and 1/f spectrum formed by superposition of iiiulti-
pie Lorentzian spectra. (b). 
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Both models have difficulty in explaiiuig the wide im'eq rten ('V raiige u\'eI 
Which flicker noise can be observed. No one mecliajiisni has been identified 
which can explain the ram ige of time constants observed. 
Modifications to the McWhorter number fluctuation iilo(le! Nave been 
proposml in order to help explain this anomaly [40, 41]. For example, instead 
of direct interaction with traps, the free carriers ma.y YnteracL indirectly 
by first becoming trapped in a. fast surface state and then subsequemitiv 
tunnelling into a. ti'a.p in the oxide. ili and Sah [.1 Q. [or ('xaiiipl(, oLsei'\'ed 
that flicker noise is proportional to time sum'l'ac-' stak. density as lit silicon-
silicon dioxide interface, and not, the oxide trap density. This gives a wider 
range of time constants than just the capture and relaxation Li ne for the t tap 
itself. However, the time constants for the fast surface states are i ioi'ival iv 
small when compared to time t.i I ne constants ['or t he oxide I taps. I Ici jet I lie 
noise spectrum is still clot in nat,ed and [united hy the range of liii n' ('UI stan ts 
associated with the oxide traps. 
Further evidence that flicker noise is caused by ii umber fluctuation and 
not mobility fluctuation is provided by Ui'en c/ at [42]. 17hey report a devia 
tion from a. pure 11.1 spectrum for very small area. AMS t i'ansis I ui's. 11 i wmiahl 
area devices a. relatively small ntnnbei' of surface states exist at tie inlmfam. 
Deviations fi'oni the I/f spectrum were atti'ibut.ecl to i lie decutmiposit ion of 
the spectrum into its chisci'ete Lorentzia.n components. 
A further some\.vha.t unconventional model which a.ttetlipts t.o explain the 
We range of time constants seen is developed by Bell [13]. Bell treats ['licker 
noise as a. queueing problem. In his analysis, a key assumnpt.iomi is I hat ca.rriem's 
are swept away from centres front where they origimia ted. This is reasonable 
since a flicker noise voltage is only normally seen in t lie presence of an applied 
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field. Another assumption is that the time taken for a. Cattier to recombine 
is cleternimeci by the time taken to find a vacant site elsewhere Now, taking 
a, statistical average over a large area, the number of excited carriers in the 
conduction band will be equal to the number of vacant, sites in the valence 
band. However, the distribution of centres and carriers will not always be 
unifo.rm throughout the area. Thus at any given instant in time in a. given 
unit area there may he more carriers than there are free sites. This collection 
of carriers can be viewed as a, queue waiting for a bee i'ecoiiibiiiat uli site. 
Classical congestion and (belay queuing tlicot'v iiiLV I lien he applied. In this 
context a. queue is an excess of the rate at which ii di vid nals dei tiand service 
over the rate at which the service is available. The probbemim is at alogous 
to that of requests arriving at a. telephone exchange as described by hr 
[44]. Here the arrival time of each request can be des( ribcd In' a Puissut I 
distribution, Q. the arrival time of any given req (lest, is not (.lepeinIclIl oil 
the arrival time of the previous request. To C010JI111C t his analogy, a clia.t'gt' 
carrier joins the queue \Vhell it is excited into the conduction ban (IN Now. 
if n is the ii umber of service outlets (base level sites in this analysis), aid 
r is the rate at which carriers are excited into the conduction baud, then 
service queue theory dictates that. for unit time the mean wait big time. T. 




for some constant k. Note that in unit time ri is the rate at which carriers 
return to the valence band. From Equation 2.11 it can be bmw that as the 
rate of service requests (cxci tat. ion) approaches the rate or service (recoim 
hination) then the queueing tune (titmue spent in the conduction baud ) can 
have any value up to infinity. 
38 
Fry si towed that the probability of waiting in a queLIC for it SCI\ ice with 
an exponential time spent in that service for a queuing time ill the range 
(t,t + (it) is 
P(t,t + (it) - 42(71 - 7) exp[—(n - i)i]dt. 	 (2.12) 
When (i - ) tends to zero, as above, the exponential term tci iris to ui iity 
and all times between zero and infinity are equally likely. Thus, it is the 
Me spread of equally likely carrier queuing times which gives rise to the 
1/f type spectrum over sudi an extensive frequency range. 
2.4 Summary 
This chapter has described the fabrication of the deep depict ion Plode and 
other more conventioi al M OS transistors studied in this I liesis. [lie I( 	HITh] 
simulation package \Vi15 used to geiierate I - [) in Ipli iii V piuIile hur ill(- (IC 
vices. Conduction unechianisnis in the deep dephet out uiiod(-' NIOS transistor 




Ili this chapter a. computer program is presented WlI1(I1 solves Poissoiis eiia-
tion in one dimension. The model was developed by .J anger and G aensskii 
[45, 46] in order to snnulate impuntv freezeout effects In MOS capacitors. 
Emphasis in their work was on low temperature operation [47]. iViodilica-
tions were made to the strategy I iere to enabli. (le( I ) depict. UI \l 05 1 ia.!-
sistors to be si inn latecl . and to permit, the output of additional pa ra.i ieters 
such as the tota.l integrated carrier concentration under the gate. Hie latter 
parameter can be used to calculate the drain current w lien the device is bi-
ased ill the linear region. Simulations are used to expia.i ii observed changes 
in MOS transistor d.c. performance such as, a distort 10! Ili the gate volt age 
characte.ristc at low temperature [48], and a. reduction in low frequency noise 
seen in depletion mode devices wider certain specific bias com 1(1 it 015 [-IP]. 
Freezeout effects at, very low Leniperattire ( < 10 K) ale described in detail 
in [50]. Simulations here show that the effects of freezeout, are ililport ant 
even a.t room temperature. This is particularly true for the deep depletion 
MOS transistors described in this thesis. S111 (v the coiicei ii rat ion oh donor 
inipurjties is low and close to the substrate dopmg. 
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3.1 Introduction 
Many authors have used the solution of Poisson's equation to study the be-
haviour of MOS devices [19, 51, 52, .53]. The solution to Poissoii s equatioli 
can he used, for example, to calculate the charge distribution under the 
gate. Further, knowledge of the charge distribution can be used to model 
the threshold behaviour of the device and predict capacitance- voltage char-
acteristics. The simulation program presented here solves Poisson's equation 
in one chmension . the program can be used to si i ni late a ii ii inher ol (jr- 
oiiici'iy iIutcpdid(iiI ellects ii MOS transstors de\'i('e ol all 	git'ii duniig 
Profile \'Vlle'II biased iii the iI!id(iV (ti .uh-//11d.5/iO/(/ legions. In order to slut-
ulate devices biased ill the saturation or triode regiol 5 we would have to 
develop a, two dimensional simulation program which is outwitlu the scope 
of the work preseil ted here. Si inulatlons perioi'mecl lisi ug this, prograill (au 
be used to explain the reductiou ill uuie.asurecl Uoise ill deep depletion lIlo(le 
MOS transistors biased in the I iuea.r regiol 
Most. sinulatiou progral us currently available assu I tie lull ii tip Liii t\ oil - 
isation and often do not model fully the low l.eiiiperat.ui'e dependences of 
parameters. For example, the MINIMOS two clirnensioral device simulation 
package [54] uses moclelsi'or parameters sm-It as utohi Ii Lv 'vinci I are oii Iv valid  
clown to 2231\- (-50 °C). The niodel presented here call he used to siiiiiilale 
MOS transistors any temperature iii I. he ra.i ige U-3Ul\ 
Table 3.1 shows the iliput data required in order to si mu late a dee ice at 
some specified bias and temperature, and lists the quantities which may he 
requested as output.. The acceptor and donor concentrations can be gener-
ateci front process data. using WE-,'CB [lvi as discussed iii Chapter 2.;\ lteina- 
Quantity Symbol i.' 	its 
IN P (JT 	Teniperature 7 1 A 
Substrate Bias ohs 
Acceptor (ommcciit ration .\A(r) <.,,_3 
Dollor ('omnemmi rat ion D( .i) (•HI 
Grid SI)aHng (i/I 
Surface Potential '4-js I 
Gate Oxide Thickness 16x 
0 [JTPI TT 	Gate \/oltae I c 
lommiseci Acceptor (omicemitrat ion \ 	(i) iii 
lommised Donor Coicentiation A D (.1) c1/13 
l:lol-' Concemitratiomi (IN 	3  
Electron Concentration n( i) ciii 
Integrated Carrier Concentration N 
-2 
Table :3.1: Simula.tioii program input parameters and omit put data. 
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tively, aii arbitrary doping profile can be generated using sii ii plc' (a.ljssia.i or 
Error functions distributions to enable investigation of unusual structures. A 
further option would be to use data from Sims measurements a.s the basis of 
the profile input. Further, Buehler [55] describes a. technique for measuring 
the doping profile by studying the d.c. characteristics of tic M OS tra.i islstoi. 
The latter options were not investigated here. Simu Iai ions of act l ial dcv ices 
were performed using ICECRJ M doping profiles as niput. 
During simulation of a, specific device the strategy is as fol lows. The tel ii-
peratu.re, T, and substrate bias, YBs,  are selected. These rc'n ia.i ii col ista.nt 
throughout the s niulation. lor each value of surlace p0t ciii al. Poisoi 
eciva.tion is solved nuniericallv. Ilie solution enables caiculat lull ul 1 lie "at '  
voltage,and the (hstributioil ofcharge cinder tie gate oxide. Iii eldl- 
tion, th.e prog'm can be set to run with the suriace potential. 	swept 
over some range at user selected intervals. Intermediate data, can be stored 
on disc files on the computer, and subsequently used to display quantities 
such as the integrated carrier (01 icentra.lion, Ac, varialloll wit Ii gate vol I age. 
In the sections \vlilch follow, we exanune the formulation Of Poissoii 5 
equation including the temperature dependence of all relevant parailieters. 
we present the algorit.h n:i for solving Poisson's equation nuimiericallv. the iiii-
plementation of the algorithm is discussed and results are presented winch 
show siiiiiilations of depletion mode and deep depletion i node d OS rain 
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Figure 3.1: Gate voltage characteristic for (lepletlon niodeMOS 
transistor at 300 A' (a.) and 77 A' (h). VDS = J 	 —IL 
3.2 Experimental Results 
In this section results of measurements are presented wlilch show all nnusuai 
distortion of the gate voltage characteristic in depletion and deep depletion 
mode MOS transistors. This effect is not seen in measurements for (1'lllIalIce-
ment mode surface channel devices. In the sections which follow we expiai I 
this effect by considering the effects of irnpurit.y heezeout in t hese devices. 
Figure :3.1 shows the -ate voltage cha.i'actei'istic of a. depletion mode M 05 
device at 300 A' (a) and 77 A' (b). Al 300 A' a. conventional device turn-olE is 
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Figure 3.2: 	Gate voltage characteristic for deep depletion niocle 
MOS transistor at .300 k (a) and 77 K (b). VDs = 500iii 
15 V. 
voltage at first sight appears as though it. 5 1111(1 II on posit e at avon nd 
0 V" . As  the gate attempts to turn the device off'. llOWe\'er. it Seems to lose 
control of the charge forming the channel. The result is a (lPscoiltilitlitV in 
the characteristic at a, gate voltage of around 0 V. Below —2 V the gate 
appears to regain control of the channel aicl the device turns ott non I ai ly 
once ag ai ii. 
Figure :3.2 shows a. similar effect in a deep (lepletioll mode 	OS t railsis- 
tor.At 300 K. Figure 3.2 (a.), we see a, gate volt age characteristic vieldi ug 
a, threshold voltage of around —6 V. Once again, at. 77 K iii Figure :3.2 (h) 
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the gate appears to have difficulty i f ] depleting Ill(' (1 iai i iiel of 	cc ci large. 
We now develop a program which solves Poissoii 5 equa.1 OH I II oi ic di ncn-
sion. Output from simulations is used to show that the above effect can be 
attributed to impurity freezeout. 
3.3 Formulation of Poisson's Equation 
In the followiig 	anal 	sis, 	let is 	deli tie 	.r as 	the d 	stance 	1 111 0 	I II(' 	51 licoil 
substrate with i = 0 at the silicon-Silicon CliOXlde Hi terface. lii addi huh, let 
the tota.l charge density p( t) to be the sum of the electron, hole and ioinsed 
impurity concentrations, so that 
P( a') 
- q0) - ii + IV - :V) 	 (3.!) 
where N,6 andare thie ionised impurity concentrations. In oolcr lu 
calculate the variation of carrier concentrations %\711 11 chislaijcc .r 1 1 1 10 1, he 
semiconductor we need to solve Poisson's equation 
	
dl III 	q 
= - 	 p(x) 	 (3.2) 
di 	5 IrJ 
for a set of well defined boundary conditions. 1or tin' present problem, these 





sstor, and some specified potential at the silicon -silicon diuxid-' interface
Using the above notation, we can express these boundary conditions as 
(jkF 
= 0 	 (3.3) 
di ~ X-00 
where Il1 s is thie surface potential. For alt a.i'hit.ra ry doping profile. Poisson s 
equation cannot he solved exactly in closed form. However. finite difference 
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methods (an he (15cd to obtain a. nuriierica1 SO II liol I 	IN atu ral v. Ilw so! ii- 
tion to a set of difference equations is only an approxinlatloil to tiu- exact 
analytical solution. The accuracy of the numerical solution (lepelids on the 
resolution of the mesh chosen in any simulation 
Before examining the algorithm for the numerical solution to Poisson's 
equation, the temperature dependence of each of the terms ill the eq nation 
are Coil Si clerecl. 
3.4 Temperature Dependence of terms in 
Poisson's Equation 
In this section, the tei i Ieratui dependence of each oh the tern is III Poisson s 
equation is discussed. From lquatiomm 3J . the charge deiisiiv Iii the SIII(oil 11.1 
given by the sum of (lie fmee (hiarge and the loniscd impurity (omilemil I at R)TIS 
in the semiconductor. We now consider how temperature influences each of 
these concentrations. 
3.4.1 Electron and Hole Concentrations 
The concentration of electron and holes is given by 
eXp{(EF 	
( 3 11 - II 	
- Ec)/kT} 
exp{(E - 	
(3.6) 1' = Ui 
{(E - EFP )/T 
in which c, is a degeneracy correction [actor wi iii spa.! ml clepeiideiice. Note 
the introoluctioii of quasi- Fernu levels lou cle(1 	F,, alid IioIe. LF. 
in the expressions for carrier concentrations. \V hemm the substrate bias. 
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VBS ., is non-zero these cjua.si-Fernii levels are spaced symmetrically at LF ± 
q Vs/2k1. At low temperatures and high channel coucem tratiomis thc hen 
level nia.v enter the conduction or valence bands. Under such conci itions the 
values of hole and electron concentrations are adjusted liv this degener acv 
correction factor. From \'Volf [56] we obtain 
(x) = 1 + 0.2709exp(-0.8171r). 	 (:3.7) 
The dependence of the intrinsic carrier concentration. ii. oii tem ii peratu re 
described by Barbam [57] as 
2.5 x l019(i1l,1l.)24!(i73U0) (N])(I G i).  
Barber further derives elTlpiri(allv the ioliowuig relationship desciibiiig lime 
temperature dependence of' the energy baiidgap in silicon, i 	as 
	
1.170 + 1.059 x 10 6T - 6.050 x l0712.  T < I 70/v 	(:39) 
EG 	= 1.179 	9.025 x 107' 	:3.050 x j
7 7 2 	J> I 7uK. (:3.10) 
Figure 3.3 shows this temperature dependence. 
Blticlau, Onton and 1-leinke [58] derive the following expressions for time 
variation of electron and hole effective mass with temperature: 
= 	1.045 + 4.5 x 10 4T 	 (3.11) 
= 0.523 + 1.1 x i0T - 1.48 x 10_612 . 	( 3.12) 
3.4.2 Ionised Impurity Concentrations 
The temperature dependence of the ionised donor and acceptor cucel it ra- 
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Figure :3:3: Temperature dependence of energy ba.udga.p in silicoii. 
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concentrations can then be given by 






• A 	 - 	
(L I 4) 
I + 4 cxp( 	
Epp 
kT 
noting the inclusion of quasi-Fermi levels for electrons, EF, , and holes, LF, 
and that the di ffering degeneracy factors for the conduction and valence 
ban ds. 
lift' tenipera.ture depeiidCiiC'S o all the above parameters an' takrii i iiio 
consideration ill the sinulatioii program. 
3.5 	Numerical Formulation of Poisson's Equa- 
tion 
The n unierical apploaclm adopted to solving Poisson s i nation is ilow ne-
sented. Let us define time function I'' to be the following 
/2 r 
- 
- 	 + 	
q
,p(a) - 0.  
The solution of Poisson's equation is found by iteratively adjusting kJJ until 
F approaches zero (Newton'.,, method [.59] ). Taking t1w first I wo I.ernms ill 
the Taylor series for F we have that 
F(c' + 	) F() + 
6F 
A kIJ = 0. - 	 (:3.16) 
Approximating F( 1! ) to F( W + .AW) in the above equation, and again forcing 
this to zero we have 
() 	-1 
-









Figure :3.4: Grid of N points as used by simulation program. Depth 
0 is taken to be at the silicoinsjlicoiì dioxide interlace. The 
grid can be uon-uiiiform, and the space between point .uj_ and .i 
is Iii . 
We now specify a. mesh of 1V points starting from the silicon-siIioii dioxide 
interface and moving into the bulk. Figure 3.4. By taking a discrete appiox-
imation to Poisson's equation we produce a set of N simultaneous equatlolls 




or, more fully, 




FN( i. kP2, ... kIJ 
ISF1 	. . 
Now. [1_j  is a tndiagoiial niatiix and [...\ W j j can he deteri iiiiied lisi tig 
Gaussian Elimination [51]. 
An initial try for T to IJ N is obtained by letting p(a:) 	0 and assuming 
full impurity jonisation. W is adjusted iteratively until F at each mesh point 
is below some error bound, d, selected by the user. III psc udo-codc, die 
program is 
choose 11J ; 
guess initial kpj by setting P(x) = 0; 
repeat, 
calculate cb I'/SI': 
calculate \kJi  using Gaussian lli ninat ion: 
kjJ3 + 
(alc u late i' 
until I < r; 
T j will then hold the computed value for the potel it al al 1 lie j iL un_sI 
point. In the sections which follow a ii u umber of si mint luns are presented 
for 72-cimanmiel depletion and deep depletion niocle MO$ transistors. 
3.6 Depletion Mode MOS Transistor 
From the preceding analysis it sliottl(l be clear that time clegr(n- of Ireezeoul 
becomes more pronounced as the device operating temperature is reduced. 
The simulations in this section therefore show the ireezeo ul Ill a depletion 
mode transistor at 77 K and 1:30 A. 
The input profile was that generated by ICECR.EM iii Chapter 2. The 
profile used can be seen in Figure A.3. Figure 3.5 sLows the output for 
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-1 L 1,',5 = - 	V. ihe output has been (ilvideci lIIt.() 1.110-5-' sets Of  
data. The Figure 3.5 (a) shows the total donor concentration (continuous 
line) and the ionised impurity concentration (dashed line) as it function of 
depth. Figure 3.5 (b) shows the total free carrier (electron) concentration 
per cm'. Figure 3.5 (a) illustrates that the degree of ircezeout is greatest 
in the bulk. Near the suriace the band bending is such that it, tends to 
re-ionise the frozen out donors. The electrons are swept. away from then' 
donor sites towards the channel region by the held. Although the maximum 
carrier density is in the bulk for this gate voltage, the ('Ilalillel does appeal' 
to be touching the surface (where depth =0). 
Now, Figure 3.h shows tue sa.nie (levice also at 77 If lni wit Ii it somewhat 
more negative gal e voltage. 16s 	- I V. By couqmhug F iitt'e 1.5 mid 
Figure 3.6 we ina,,v deduce 
The overall degree of freezeout is less when the gate voltage. GS 15 
more negative ( and closet' to the device, threshold voltage, 1 TH 
TIme channel has moved l'i'ommi being in contact, wit hi time sihicuim-siheomi 
dioxide interface to being a. buried channel. 
Recalling the mechanisms for buried channel conduction fi.'oin Chapter 2, 
we can explain these observations by considering the width of the surla.ce 
depletion la.er. As the voltage between the gate and the channel 15 illoxeased 
then so does the width of the surface depletion layek The hand I ei ((Ii img ill 
this depletion layer is such that it tends to re-louise donors which are irozei.i 
out. The more negative the gate \.'olta.ge the greater t.l'ie hand bending. 
This forces more donors to ionise a.iicl release their carriers into the channel. 
This explains the unusual distortion seen in the gate voltage characteristic 
53 
2 05 	.1 	.15 
Depth (microns) 
.15 	.2 	.25 










Figure 3.5:S iinulatioii program output for depletion 1110dC M () 
transistor at 77 K \.vith VGs 	- I V. Ys = —5 f . Plot (a) shows 
the implanted donor impurity concentration (continuous line) and 
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Figure 3.6: Simulation program output for depletion mode MOS 
transistor at 77 K with VGs = —4 V. VBs = — 5 V. Plot (a) shows 
the implanted donor impurity concentration ((on ti nuous line) and 
iomsed inlpuritv concentration (dashed line), and (b) shows I In- tree 
carrier concentration. 
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in all kinds of depletion node structures at low t,eiiipera.tn c, as discussed 
in Section 3.2. 
Figure 3.7 and Figure 3.8 show simulations for the same doping profile 
but this time with a, dev ice operating temperature of 1:30 A. Figure 3.7 
has a, gate voltage of —1 V whereas Figure .3.8 has a gate voltage of 
III general, the degree of ireezeout is less than that seen III the previous 
examples for temperatures of 77 K. However, the gate can still be seen to 
be modulating tie extent of the lre,ezeout in tie surlh,ce regloii. Again the 
donors near the surface tend to re-ionise as the gate a,tteti pts to dc1) lete tit(' 
channel legion of carriers. 
We 110W move on to consider carrier ireezeout in deep depletion IIIOLIC 
MOS transistors. 
3.7 Deep Depletion MOS Transistor 
In the previous section it was shown how a. depletion mode N'IOS device 
could be biased to give a, channel w iiicli was isolated from I tile 5i Icon - silcoli 
dioxide interface by the surface depletion region. In thus section a. series of 
simulations are presented for deep depletion mode devices. It is sliowii that 
a, buried channel in these devices can be attained both at 77 K and at room 
temperature. 
The input doping profile was that generated by ICE(REM br deep de-
pletion devices. see Figure 2.2. Figure 3.9 sho\.vs the sin iula.t ioi I prugraln  
output for a simulation on thus structure at 77 I. The gale voltage for this 
simulation is GS 	—1 	and the substrate potential is bs 	—.5 V. Fig- 
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Figure 3.7: Simulation program output for depl(tiolI 1110 de NI 05 
transistor at 130 1 with VGs 	—1 V Vs = —5 t . Plot (a) shows 
the implanted donor impurity concentration (continuous flue) and 
ionised impurity concentration (clashed line). and (1)) shows the free 
carrier concentration. 
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Figure 3.8: Simulation program output for clepletioii mode MO S 
transistor at 130 K with VGs —4 V. Vs = —5 V. Plot (a) shows 
the implanted donor impurity concentration (continuous line) and 
iouised impurity concentration (dashed line), and (1) shows the free 
carrier concentration. 
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Figure 3.9: Sinulatior program output for deep depIct ion niode 
MOS transistor at 77 K with Vs —1 V V.s = —5 V. Plot (a) 
shows the implanted donor impurity concentration (continuous line) 
and ionised nnpuritv concentration (dashed line). and (b) shows the 












Figure 3.10: Simulation program output for deep depletion mode 
MOS transistor at. 77 K with Vcs = —1 V. Vs 	—5 1'. Plot (a) 
shows time i.mnpla.n ted donor impurity coiicentra.tioii (coiltiIinous ime) 
and ioiiisecl ilnpu ritv concentration (dashed line), and (6) shows the 
free carrier concentration. 
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that once again the degree of ireezeout reflects the baud Lending and ne-
pletion layer widths. However, unlike the previous examples for a. depletion 
mode device, it is possible to have a, buried channel for a, much wider range of 
gate voltages. Also, it can be seen that the overall degree of freezeout is less 
in deep depletion devices. This is due to the lower concent.ia.t.ion of donors 
in these devices (6 x iO15c111 	at the surface as opposed to 5 x 
1 ()17( .111 -3  
the depletion n.iode MOS transistors discussed previously). 
Figure 3.11 and Figure 3.1 2 show simulations for the saiiie device at. 100111 
temperature (300 K) \,vitFl gate voltages of -1 1v and —1 V respectively, Lii 
these examples there is little or no freezeout. apparent. (die dashed lilies 
and the heavy lines in the graph (a.) of these ligu i'es are (ui I cidt-i I ) - a.i id 
the donor inpiant is mliv ioiised throughout the (Ie\ice Again. it (all he 
seen how the gate controls the position of the channel by modulating the 
width of the surface depletion region. The substrate side of the channel 
remains relatively stationary in these simulations since the substrate bias. 
1/BS , reniaiis unchanged at. —5 V. 
Finally, simulated results are conipa.red with t I a' ii east I 'ed Ivsulls pie-
seiited earlier in this chapter. Figure 3.13 shows the /.n/ yji'aicd earlier Coll cell-
tration under the gate. N, for a. range of gate voltages at. 100111 1 eiiipel'ature. 
(a), and at liquid nitrogen temperature, (b). The integrated carrier 
tration is found b integrating the carrier concentration over the depth of 
the silicon, and as such it represents the free charge available for conduction. 
Thus, the integrated carrier concentration is given I,\ 
Nc  
 f 	
11(x) (Lr 	 (3.20) 
where n(x) is the free electron concentration at the depth .r Into I lie seitli-
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Figure 3.11: Simulation program output for deep depletion mode 
MOS transistor a.t room temperature with lbs = —1 V. VBs 
—5 V. Plot (a) shows the implanted donor inipurit.y concentration 
(continuous line) and jomsed impurity concentration (clashed line). 
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Figure 3.12: Simulation program output for deep clepletioii mode 
MOS transistor at room temperature with 's = ---1 V. Vos 
—5 V. Plot (a) shows the implanted clouor iipuri lv concentration 
(continuous line) and jomsed impurity concentration (dashed line). 
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Figure 3.13: Simulated integrated carrier c.oncen tra.tion in deep de-
pletion mode MOS transistor at. 300 K (a) and 77 K (h). 
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the program only knows the carrier concentration at specific points on tlie 
one dii.nensional grid. Simpson's method [60] can be used to calculate an 
approximation to the integrated carrier concentration over the eXtent 0.1 thu 
grid. The integrated carrier concentration could in principle be used to cal-
culate the drain current in the device being simulated. The current density 
in the channel at a distance y from the source terminal can be given b 
c1 
JDS(Y) = C [1 rn(x. y). - " 	 (:3.21
dy 
 
where (- is the Clectl'Oiii(' chage, 	is the carrier inoIiIitv. Notc that tin 
mobility will depend on the position ( :r, y ) in the channel. Ii the w id ti i of 
the channel is Tl/, then the drain current, 'DS  can be found from 
c/V 
ID = H"  
foo" 
e 	i(x, ) ____d:c. 	 (3.22)
R.eturumg to Figure 3. 1 3, (a) shows the siinu lateci ii tugrated carrier coil 
centration at room ternpera.tu re for gate voltages iii tie range -10.0  to 
10.0 V. Figure 3.13 ( b) shows the integrated carrier concentration at 77 A' 
over the s arne gate voltage range. The substrate potential in the sir iulations 
was set to —5 V. The two graphs show completely different behaviours. At 
room temperature. Figure 3.13 (a), a characteristic is observed which is anal-
ogous to the gate voltage characteristic in an u-channel depict ion ijiode \l OS 
transistor. At liquid nitrogen temperature. Figure 3.13 (b ). a ii inch solter 
characteristic is seen with a distinct turning point seen at a. gate voltage of 
around 0 V. The difference in the simulated characteristics is similar to that 
seen in the measured gate voltage characteristics at 300 A' and 77 K. see 
Figure 3.2. 
Further exanuuation of the simulation output caii explain this unusual 
gate voltage characteristic as follows. At gate voltages greater than U t• for a 
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temperature of 77 K, the degree of carrier Ireezout is high As the gate volt-
age is reduced, the band bending is such that some of the irozeii-out donors 
near the surface are forced to re-joruse. Their previously trapped charge is 
swept away by the fiels and into the channel region. As the gate voltage is 
reduced further, more and more of the donors ionise. Thus, the gate has 
difficulty in controlling the channel. This is seen in the measurements as 
a, flattening' of the characteristic in measurements ( eg Figure 3.2 ( b) ) and 
simulations (Figure 3.13 (b)). Ihe i crease iii ott sation as 1 lie gate \ulta.ge 
I ," reduced call he seen by (olnpa.rutg Hgure 3.9 (a) fOF lis 	I I W1111 
Figure 3.10 (a) for VGS  
3.8 Concluding Remarks 
By means of illustration it has been shown how this  sit tin latiuti progralli cat 
be a itselul tool in the iivestigation of cond uctioit i celia ills tits III (lepietiul I 
and deep depletion mode MOS transistors. Using Sill) ulatiotIS, a. qualitative 
explanation of the unusual distortion in the gate voltage characteristic has 
been offered. In Chapter 5, simulations will be used to explain the changes 
in noise performance as deep depletion mode (levices are biased sticli thia.l 




This chapter details the approach to noise measurements adopted here, and 
describes the equipment used in these experiments. A iwinbcrof contrast-
dig experimentaJ tech n iq ues are described and JUStAlwa,11011 is gt Veti (or Pie 
chosen strategy. (oiiiponeiit iiiodtilcs of the IIICaS1,IIVII1CI11 appardi H-1 11-wd 
to generate the noise spectra presented here are described III detail. 
4.1 	Principles of Noise Measurement 
There are two fundamentally different approaches to perforni Hg noise i tea-
surements. In the first approach. a, calibrated nOise source is used whose 
output magnitude can he adjusted to determt ne the equvaic ni gate input 
noise, Veq, for the transistor under test. Figure 4.1 shows the experimental 
configuration of this common arrangement. With switch S closed the cali-
brated noise source is out of circuit and the output noise power of the device 
under test (D UT) is recorded on the power meter at a 5j)0l lrequeicr set 
by the filter. Tie bandwidth of this filter is la.-ow w I cii cot ipa red ui I h 
its centre frequency. Switch S is now opened and the .3 dB attenuator is 
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Building Earth 
Figure 4.1: Block diagram showing cicuit [or ineasu ii I ig 	ui valeni 
gate input noise in an MOS transistor. 
introduced between the device under test and the filter. fIle n.tagnitnde 
of the white' noise source is varied until the noise measured at the output 
returns to its previous level. The magnitude of the calibrated noise source is 
then a measure of the equivalent, gate input noise. The noise source caii take 
the form of a temperature-limited vacuum diode [61] or a pseudo-rauduni 
sequence generator [62]. 
The temperature-limited vacuum diode is a shot noise source [6:3] ajicl 
can be of simple construction with a pure tungsten filament. The magnitude 
of the broad-band noise current in the diode is given by 
n.3hot - 
where I is the direct current flowing through the diode Ac urren t of to in .4 
would give a noise current level of 56.6 pA/. Noise sources of this kind 
are only useful for frequencies above I kHz. Below this frequency the noise 
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spectrum is dominated by flicker noise generated by the theniuouic diode. 
The magnitude of this flicker noise is not well defined. This precludes the 
use of such valves as calibrated noise source at low frequencies. 
A pseudo-random secluence generator can be formed using a shift, register 
with feedback Via an exclusive OR. gate from two outputs of the register [6.1]. 
Cox [62] describes the operation of an Automatically Calibrated Universal 
Measuring Equipment for Noise in Semiconductors (A C UMENS) developed 
by the Instrumentation and Applied Physics Division at, the United Kingdom ii 
Atoniic Energy Research Establish nient. in A( tIN/I l NS, the output, ol three 
such shift registers of varying lengths is mixed to ploy ide a ra I (Ion sig,! a 
The niagn itucle v of the noise at frequency f call he -.1v(11 by [62] 
On - 4il /2 ih1  
where A is the amplitude of' the step waveform and fo  is the frequency of 
the pseudo-random sequence generator. If 10 > f then Equal ion ( 1.2) caii 
be simplified to 
Having measured the equivalent gate input noise voltage, a pitovi knowl-
edge of the trans cond tic taiice, g, and the small signal channel conductance. 
93, of the device under test can be used to calculate the noise current. 'i a . 
in the channel or the noise voltage, 'en , across the son ice and drain. lor 




where gm  is the gain of the (assumed noiseless) MOS transistor. and 11 eq is 




Noise free device 
Gain, gm 
Figure 1.2: Relationship of equivalelil gate lilptit ILUi5(', 	lu illu 
solute noise current lit the channel, i, in all NI OS I ransisi ui. 
The main advantage in using this strategy to measure noise is that pre-
cise knowledge of the effective noise bandwidth of the filters and accurate 
calibration of t I e power meter are not prerequisites. However, relating the 
measured equivalent gate in put noise hack CO nlecliain Sills U the channel 
requires precise knowledge of the device transconcluct.ancc. q. It will be 
shown in Chapter 5 that the Ym  of a. MOS transistor is strongly depen-
dent on its operating point. This is particularly true in depletion mode and 
dccl) depletion mode MOS transistors. In these structures. a, reduction in 
g is observed when the conducting channel is niade to move into the bulk 
through choice of gate and substrate voltages. 	ndcr s tici i cut (lii 01 i. I hl(rc 
is no longer close coupling between tlie gate ali(l 1 lu charge luinting ilu' 
channel. For a constant absolute noise current in the charuiel, this leads to 
an Vnereasc lit equivalent gate noise voltage. Undesirable second order effects 
Building Earth 
Figure -1.3: Block diagrani showing circuit for iinasiidiig aI)soIIli( 
noise voltage in an M OS transistor. 
such as this can be misleading and make meaningful analysis of' the results 
of equivalent gate input noise measurements difficult. 
An alternative technique for measuring noise is now discussed. Figure 4.3 
illustrates the configuration used. With a knOwleCige of the precise charac- 
teristics of the band-pass If tiers in the spectrum aiialvser it- 	ble to 
measure directly the noise voltage across the device under test without hav-
ing to resort to using a calibrated noise source and :3 dB attenuator. A 
measure of the absolute noise power over a range of frequencies provides 
more insight into the noise mechanisms in the device under test and offers 
design engineers a pertinent indication of device noise ptiiiaine. 
The use of a spectrum a i ahvser to perForm iioi 	111(asnr(I it is is 
cussed in [65]. The calibration and performance of the spectrum analyser. 
including the characteristics of the internal filters. are discussed in detail in 
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Section 4.5. The following section presents an overVic\v of the llo'rsc nieasur-
ing system used to obtain the results in Chapter 5. 
4.2 System Overview 
This section presents a general description of the noise inea.sun iig system 
used here. The following sections describe the design and calibration of the 
component parts of the sstei ii. 
All noise nieasti tements presented here were performed using Ole facili- 
ties In the Electro-Optic Division at. Phil ps Con iponeii ts. Southianiptoi 	in 
addition some noise results are presented in A ppei dix B for P liilips JOS 
transistors made on t.hie ACIJMENS noise iiieasureinent 5VKl.('iO al A Ill E 
Harwell by Dr K. Kaiichiah. 
Figure 4.3 shows a, block diagra.iii of the apparatus developed for this 
research. Bias voltages and currents are delivered to the device under test 
by a. battery bias supply in order to avoid pick-up from the mains voltage. 
Absolute noise voltage in the device is measured across t lie source and (Iran 
of the transistor. An amplifier of known ga.i ii is used to match i I lie lilagn it I ide 
of the noise voltage fluctuations to the ilput sen siti vii v Of the spectrul ii 
analyser. The spectrum analyser comprises 50 band-pass filters in the range 
2 R. to 160 kHz which provides a noise spectrum of sufficient detail. By 
knowing the gain of the amplifier, the effective bandwidth of each filter 
and the input sensitivity of the spectrum analyser it is possible to calculate 
directly the magnitude of the absolute noise voltage across the channel. 
In this technique, it is assumed that the source and drain contact cc-
sistance is much smaller than 1/93  of the channel. This assumliption is 
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reasonable, since typical values for the contact resistance are ii tile range of 
a few tens of ohms, whereas the noise measurements here are generally for 
1/gd3 of several ku to several 10 M. 
A n umber of precautions were necessary to pre\TelIt i uterieret I 'e at d pick-
up iroin external sources, particularly electrically powered uju pniet I else-
where is the laboratory. The device under test, the battery bias supply and 
the amplifier were all placed inside a double-layer inn-metal Faraday box, 
approximately 0.5 in x 0.5 mu x 0.5 ni. The outer laer was coti itccted cli-
rectly to the buil di ig earth. TIe inner layer was set to signal grou 11(1, at the 
same potential as the source of the device under test. 'l'i ic at 111)1  tier output 
was coiuiectecl to the spectrum a.ialvsei' inpUt luU a t ri-ax al cable [(hi]. Tills 
cable had the inner and outer screens colll1ected to tIn' ii iet' and outer lay-
ers of the Farad av box respectively. Dominant interference came trot ii the 
mains electricity supply With radiation detected b\' the 50 II:. 100 H - and 
160 HrT filters Additionally, the 12.5 kI-I filter detected interference from 
the raster scan oil the ('atlIocie-l'ay tube display ()F lie spe(Irunl analyser. 
In practice. the interference fi'oni the spectrum a.ualvsei' display was always 
below the thermal noise 'floor of the device under lest. Interference from 
the mains electricity supply could be reduced to around 70 nl/jv/HF by 
using the Faraday box as described above. At this level, the interference 
was oni important when measuring noise in enhancement 111ode NJOS t ran-
sistors biased with very low drain currents in the linear region. ni ii cheep 
depletion mode MO S transistors operated in the buried clianuwl niode. lii 
t There is no filter with a centre frequency of 150 Hz in this system. However, radiation 
at the third harmonic of mains frequency is detected by the 160 Hz filter which has an 
effective bandwidth of 37 Hz. 
the latter case, the noise could he as low as 10 a. V/ 	.: at. 50 [I 	However. 
as we shall see in SeclJori 4.5, the bandwidth of the spectrum analyser filters 
was sniall enough to ensure that interference of this kind was only detected 
by one filter. When performing noise measurements at such low levels the 
program on the controlling computer effectively removed the interference by 
averaging the results from the two filters adjacent to the filter detecting the 
interference. 
System calibration wa.s confirmed on a, daily basis. The ca.hi hratioi pro-
cedure also ensured that electrical interference was at a imulimlill. the 
procedure was to replace the device under test with a I f? resistor and 
measure the thernia.l noise across the term thu a.ls. \Ve Ii ave seem i I. H a.l I I me 
thermal noise across any resistance, I?, at temperature. I. (an he 	hY 
= 	'4V 7k 	 (.1 
where k is Boltzma,nn's constant and B is the bandwidth of the measuring 
system. For a I AQ resistor at. 300 K, e is 1 Oh ii / \/7T. For NIOS 





where VDs is the voltage applied across the source and drain teriuiinals of the 
device and 'DS  is the measured drain current.. Thus the level ol the 1 hen na.l 
noise floor for an M OS transistor biased in the linear regiol i provides con- 






Figure 4.4: Choice of load resistor, HL. lot correct ineasu lelilelit 
of iiOlse iii MOS transistor channel, HL must, he chosen so that 
RL >> 1 ds' 
4.3 Bias Supply - Design Considerations 
There were two main considerations when designing the bias sn pplv. H rstiv. 
it should not iI]trodlmce any aclditiomiai noise into time svstmii .:\s 	II he 
shown in Section 1.1, the noise floor of the iieasuring systenm is dictated by 
the input noise of the amplifier, at about 0.8  
Secondly, the output impedance of the bias supply had to he much greater 
than the small-signal drain to source resistance, 1ds'  of the device under all 
test conditions. If this condition is not met then any noise voltage developed 
across the source and drain would be reduced by RL and time observed noise 
characteristic would he dominated by the thermal noise voltage iii IlL. In 
terms of Figure 4.4, this implies that RL > Td,- In addition. the bias supply 
was required to feed separate substrate and gate voltages of up to ± 9 m 






















Figure -1.5: Schematic diagram of bias sup ply. INc metal case of 
the bias supply was coiniectecl to signal earth, VS 
the noise contribution from the bias supply it was decided to design a cii-
cuit using purely passive components. Figure 4.5 shows a schematic circuit 
diagrain for the bias supply. It comprises three potential dividers. one cadi 
for the gate voltage. Vs . substrate bias. 	an (I (I m ii voltage. IS. All 
potenton1ters are inulti-tuni wire-wound to give maximum U Ti resol utiol I Po-
tentiometers wit Ii composition material tracks were reJecl ed si ice they were 
found to introduce excess low frequency noise. The inherent iiductance of 
wire-wound potentiometers was not a problem in the frequency measure-
ment range. The load resistance RL calm be selected koui ION?. 2. I Ut)A4 h 
1MQ and I O1iQ and must be chosen carefully for each bias point to ensue 
that RL > 1d. The I /2 resistor 111 series with 'L  was provided to allow 
'DS to be measured using a Fluke digital multi meter. Connections were also 
provided to allow measurement of VD S. V-- 
 
Gs and 	s•  The Fluke digital inul- 
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timeters used were found to be a source of low ll('(tI(II(\ and Ltuad ha ni 
noise. Care was taken to ensure that all such meters were discoinie.ct,ed and 
isolated fioin the system during noise measurements. 
Several types of battery were considered for use in the bias supply. Lead-
acid batteries were rejected after test measurements because of noise at. low 
frequencies when delivering currents greater than around 100 1iA. The ori-
gin of' this noise may he gas bubbles forming at the plate su riaces \vitiiiil 
the cell. The rate of hydrogen and oxygen production within the ccii in-
creased at higher current values. Ni ckel-cadnii urn cells also exln hi ted low 
frequency noise, and both nickel-cadmium and alkaline- manganese batter-
ies suffered a gradual (Lilt in voltage over several hours before reaching a 
pseudo-steady state. Zinc-carbon (Leclau ché) cells also had a low irej ,iei cv 
noise contrWutiou. However, it was discovered that by nionienta.rily short-
ing the tcrrni nals on a new zinc-carbon cell before use, the magnitude of 
the low frequency noise could be reduced. The reason for this is not known. 
(Lithium-manganese batteries and mercury cells were not i ivestgated here). 
The batteries used for tie bias supply lit these ('xperi I ml is wereE, vcr Ready 
zinc-carbon PP9 cells \V lii a nonunal voltage of 9 I 
4.4 Characteristics of Amplifier 
Voltage amplification is required to match the magnitude of the noise fluc-
tuations observed across the channel of the device u ider test with the in nit 
sensitivity of the spectrum analyser. The voltage gati of the aimi il i icr re-
quired wa.s 60 dB + 3 dB over time range 0.5 11 to 200 [1 : A Brookdeal 
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Figure 4.6: 'voltage gain of J3rookdeal 5004A a.i lip1 her over i u-a-
surement range. 
pose. The range of filters oi[erecl by the spectrum ai ialyser restricted mea-
surements to frequencies between 2 Hz and 160 IkIz. and Figure 1.6 shows 
the voltage gain over this frequency range. 
The input stage to this amplifier is a differential circuit with an in-
put impedance of 5 NM III parallel with 50 pF. the in put stage can be 
floated to help prevent ground loops. The effective input noise at I II-I is 
800 pV/ 	z, although at 10 Hz this value rises to -1 nV/ 	. These noise 
levels were generally at least an order of magnitude below, the specific value 
being measured and so presented 110 problem iii the experiments 
The amplifier is powered by a. Brookdeal Powerbin supply using hun 
9 \/ zinc-carbon or nickel-cadmium batteries and is posit iuiied iiisidr' the 
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Figure L7: liller responses (a.) of ideal filter aiI (b) practical iiltei. 
(c) shows res 1)01  ise of practical 011cr Squared. 
4.5 Spectrum Analyser and Filters 
In this section, the performance of the discrete band-pass filters incorporated 
III the spectrun aralyer is described and then USC III Cl(ctri ai I IUiSC ii 
surements is discussed. The characteristics of tin-' baud- pass 111ters a\aila,Ulc 
in the Brüei and kjar Digital Frequency Analyser (type 2131) is treated 
below. 
An ideal band-pass filter is one which has zero attenuation within its 
band-pass range and infinite attenuation at all other frequencies. Fig nrc -1.7 
Compares an ideal filter and a practical filter. There are two deli ut oils of 
a practical filter in common use. Firstly. the 3 (LB baiu du'(Lt// is delined by 
the points at \Vhlc11 the power transmission is 3 dB below the uliaxilnulu 
trasrnission level At these points on the filter characteristic the power 
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transmission will be halved. 
An alternative definition of filter bandwidth is the (fl(c/zv( ,,oisc band-
wzdth. This is the bandwidth of the ideal filter which would pass the same 
amount of white noise power as the practical filter. Since power transrnis-
sion is proportional to the square of the voltage transmission, the practical 
filter and ideal filter have the same effective noise ban ci width when the area 
nuclei the icleal filter characteristic is equal to the square oh the area under 
the practical filter, Figures 1.7 (a') and ( 
We now derive an expression for the effective noise bandwidth for filters 
in the Brfiel and Kjre r spectrum analyser. Filters are switchabie between 
octave and third ocl;ave. Now, an octave is delii ed as the 	terval hetweeti 
two frequencies. [u  and IL,  having a ratio of two. that is 
IU 2  
.1 L 
Third octaves are defined by the ratio of frequencies 
fu 	2 3 (4.8) 
.tL 
1.26. 
Now, the bandwidth of the filter is given by 
B = .fu - fL 	 (4.9) 
and the centre (or pass) frequency of the filter is given by 
Ic = 	 (1.19) 
It follows that 
B = K .fc 	 (1.11) 
So 
where K is a. constant (lepencling on the ratio of lu/IL Flor third-octave 
filters, 
K - 2* - 2* 	 (1.12) 
0.232. 
Table 4.1 shows the fifty filter centre frequencies and their respect I \(' 
bar dwidtljs as given by Equation 4.! 1. these centre !Ieqnell(ies are ti lose 
recommended by the International 111ectrotecliiiica.1 (01111 fl55!OI (1 E( ) [hi]. 
In this document each filter centre frequency is cakWated rd alive to 1000 /1.: 
with individual frequencies given by 
- 1000 x 10 	 (113) 
for third octave filters where ii 	0. + 1. An 2. 1 Ir% hilteis in thu lange 
2 f1 	to 200 II 	in this equipilleilt ale all active circuits uiiipiisiijg three 
stagger-tuned Wien- bridge amplifiers. Higher frequency II rd-octave filters 
are all passive networks. 
Now. the relative accuracy of a single noise rca.dng USI hg an inn ruinent. 
of averaging lime T and noise hai dwidtli B is given by [22] 
ty 	2B -L T 
	 (ill) 
Note that the relative accuracy is not a function of the filter centre frequency 
as might he expected, but merely dependent on the effective noise bandwidth 
of the filter. 
Averaging times. T. for each measurement could be select ed Oil I lie spec-
trum analyser. A vailable averaging times were / seconds whale I is soiiw 




















2 0.46 0.68 630 145 12.() 
2.5 0.58 0.76 800 183 13.5 
3.15 0.73 0.85 1000 230 15.2 
4 0.92 0.96 1250 290 17.0 
5 1.16 1.08 1600 370 19.2 
6.3 1.45 1.20 2000 460 21.5 
8 1.83 1.35 2500 580 24.1 
10 2.30 1.52 3150 730 27.0 
12.5 2.90 1.70 4000 920 30.3 
16 3.70 1.92 5000 1160 34.1 
20 4.60 2.14 6300 1450 38.1 
25 5.8 2.41 8000 1830 42.8 
31.5 7.3 2.70 10000 2300 48.0 
40 9.2 3.03 12500 2900 53.9 
50 11.6 3.41 16000 3700 60.8 
63 14.5 3.81 20000 4600 67.8 
80 18.3 4.28 25000 5800 76.2 
100 23 4.80 31500 7300 85.4 
125 29 5.39 40000 9200 96.0 
160 37 6.08 50000 11600 108 
200 46 6.78 63000 14500 120 
250 58 7.62 80000 18300 135 
315 73 8.54 100000 23000 152 
400 92 9.59 125000 29000 170 
500 116 10.8 160000 37000 192 
Table 4.1: Spectrum analyser centre frequencies awl banc!wiclths 
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Centre Ehiecti ye Relative 
Frequency Bandwidth Accuracy  
(liz) (Hz) (%) 
2 0.46 13.0 
10 2.30 5.8 
100 23 1.8 
Table 1.2: Relative accuracy at a initiher ul lr((Iuen(ies or an  
averaging line or 61 s. 
here was r = 61 .. %b le 4.2 shows the relat ye accuracy at a in iii Let of 
frequencies at the lo\vcr ('lid of the spedrum for this averagu lug We. This 
was lound sufiiciei it to prOVi(Ie adequate resolution a tic! reprod ucibi lily at 
frequencies down to 2 liz. Increasing the averaging tinuc to 1 28 .s (the iuiax-
nuni ofierecl by the spectrum analyser) improved tic ace u iacv to 9.2 < at 
2 Hz. idowever, spot noise values qmwl here are at ii) 1:1 z and it was Cdt 
that the benefits or increasing the averaging time to 12$ . were nniuuuna1 
A Hewlett-Packard 9836 Series 200 desk-top computer was used to con-
trol the noise measuring sstem An HP BASIC [681 program was written 
to analyse results, present these results graphically and store the data on 
disc for future analysis. HP BASIC is a fast semi-conipiled language with 
emphasis on hardware interfacing and as such is iclea.l for such control and 
instrumentation applications. For each noise spectrum, the computer read 
in 50 real numbers into an array. These numbers corresponded to the noise 
level in dB relative to 1 jtV detected by each of the 50 fitters in the spectrum 
analyser over the selected averaging time. From I I ese values. the absolute 
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noise voltage, v, in V/ v'll7 could be calci.ila.tecl using 
NdB- 10 	—6 
v=A  
LJw, 
where !\TdB is the noise for filter n. in dB relative to I 1'V. 8 	is the 
bandwidth of filter n and A is the the voltage gain of the amplifier. This 
calculation enabled a, direct plot of absolute noise voltage against frequency 
to be displayed. 
4.6 	Measurement of d.c. Characteristics 
In add itioli to iloise iiea.su re] iieiIts i,ia.de on t,hc apparatus (lcscrihed ii It he 
precec1 ng sections. d.c. characteristics of the MOS transistors were obtained 
using a. Hewlett-Packard 4145 Sermconductor Parameter Analyser [69]. pecif-
ically, values of the device tra.n sconducta.n cc. .Jm at 1(1 1,01-ward con ci u (ta.i ice, 
iJds were required iii order to establish the suitahii i v of these de\Res as 
circuit elements. 
The 4145 parameter analyser va.s configured to have four independent 
channels, each one capable of forcing a, specified voltagn e ad measuring the 
current in that channel. One channel was assigned to each of the source. 
drain, gate and substrate or the device under test. 
Device d.c. characteristics niea.surecl by the 1115 \Ver - read cot I lie HP-113 
connection into a. desk-top microcomputer. Ihe data was stored oil disc and 
could be used subsequently to obtain parameters such as device transcon-
ductance at, particular bias points used in the noise ineasurenten t.s. 
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47 Conclusions 
In this chapter we have described in detail tlie niea.sureinentsysteuis used 
for characterising device noise behaviour. We have described the design 
of the iioisc nieastneineiit apparatus and shown how this could be used to 
measure the absolute noise voltage across the source and drain terminals of 
a MOS transistor. A brief description of the Hewlett-Packard 4145 Senn-
conductor Parameter Analyser was given. In the following chapter we use 
niea.surei nen ts made or the apparatus described above to i I vesl.igate the 




This chapter pr( mis experimental results showing noise loliavioll r ul the 
MOS transistor strll(tlnes described in Cliapter 2. It is shown iliat b care-
ful choice of has point, extremely low noise operatlo I is possi Lie III (feel) 
depletloti 100(10 M OS transistors while ma.intaini rig acceptable ci rcnt pa-
rameters. Sunuiations are used to explain the improved noise perforirian cc 
by considering the spatial distribution o[ charge forming the (flannel. Ihis 
mode of low noise operation is a Rev finding III 1 is reseaicl 
5.1 Introduction 
The experiments yielding the noise results presented here were all performed 
using the apparatus described in Chapter .1. Appendix A preselits results for 
conventional enhancement mode and depletion iiiode u-channel MOS tran-
sistors. A number of additional results which were obtained Lv N, Ka,iidiah 
on his oWri measuring equipment [TO] are given to support the results and 
conclusions of this research. These results are shown in Appendix B. 
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5.2 Low Frequency Noise in Deep Depletion 
Mode MOS Transistors 
'fFiis section presents detailed UOiSC results for deep depletion mode struc-
tures. it is found that siiiula,tions can be used to explain the ii tea.surecl 
reduction in low iieq UC[1C' noise. 
5.2.1 Noise Results 
ihe noise performance ol, the (led) depletion N/10S, trait sistors descri I )ed ill 
Chapter I is now described. In Section 2.1.2, ii was observed that two types 
01 deej) depl('tiOIi MO transistor were designed and fabricated [or these 
experiments. The deep phosphorus well was identical in 1)0111 cases, bimt the 
second type had an additional arsenic implant near the silicon -silicon dioxide 
interface. The arsenic mt plant is normally used in (VD applications where 
a high charge carrying i  capacity is recj uired. lb is increased charge carrying  
capacity vIil he shown in si urn ia.tious later in this suction. 
For all operating coiiditioiis the devices with the additional arsenic iii 
plant were found to have an inferior noise performance. Figure 5.1 shows a 
typical comparison between a deep depletion MOS transistor with the arsenic 
implant (A) and an identical structure without such an implant (B). Drain 
voltage, drain current. substrate Was. and design geot ietrv were identical 
for each measurement. The gate voltage for (A) va.s more negative since the 
transistor with the additional donor implant namaUy had a lower I brush-
old voltage. The noise in the MOS transistor with the implant is around 1.5 
times higher throughout the l:reciuency measurement range. IV iii crease 
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Figure 5.1: Noise spectra for shallow depletion (A) and deep deple- 
tion (B) MOS transistors. 'DS 	24.0 p1 	0.1 V. 
for the device in Figure 5.1 (A). The measured I /qQ is I :1 . /1! Q wi tiiout 
the implant, and 26.4 kl with the implant, giving a theoretical increase in 
thermal noise from 15.1 nVIVRE to 20.9 	 This corresponds with 
the measured increase seen in Figure 5.1. 
The increase in low frequency noise could he due to a rurnber 01 [actors. 
One possibility is that the arsenic implant introduces bulk defects resulting 
in additional trapping in the hulk and an increase )if low frequency noise. 
However, in Appenchx A it will he shown that an damage caused by the 
bOvon iniplad t in the case of enhancement mode trans slurs could he an-
nealed out. Another posshlity is that the increase ill noise was due to the 
fact that the charge distribution in the device wit If additional (loilors has a 
greater proportIon of the carriers closer to the interface. 'lids is cunhiuiiied 
In the output of simulations fur the two types of deep depletion iiiode iran-
sistor shown in Figure 5.2. It can he seen that the si i mu ation of the shallow 
depletion mode transistor in Figure 5.2 (b) shows a niuch greater propor-
tion of the charge a,dacent to the silicon-silicon dioxide interface. Further 
experimental work would be required to establish t lie cause of t.I i is ii ceased 
noise. Results preser ted in the rest - of this section are all for dec1.) depIct iou I 
devices wit/i out the arsenic implant. 
We begin by taking a. detailed look at the noise bel iav iour in these deep 
depletion I\40S transistors as the channel is moved spatially in the bulk. It 
is shown that by careful choice of bia.s conditions it is possible to achieve 
extremely low out put noise in these de\'ices. 
Figure •5.3 shows t lie noise spectra Cor  a saturated IN 	I S jini gale alcit 
deep depletion device under three different gate voltages. -bs.  and substrate 
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Figure 5.2: Sinula.tions showing charge distribution iii (a.) deep 
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Figure 5.3: Noise spectra for (led) depletion iiiode MOS Itaitsistor 
under three btas conditions. VDS = 0.50 	'DS  
'GS =-2.00 i: VBS = —2.00 I- 
11"5 = —2.49 V Bs 	—0.4.5 1 
VGS = —2.70 V VBS = —0:30 V 
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constant. 
It can be seen that; as 117GS was macie more negative, and Vs made more 
positive to maintain the drain current, the characteristics of the noise change 
considerably. Figure 5.3 (A) is typical of the observed spectrum over a wide 
range of Vas  and VBs  values. The characteristic is dominalcd by a time 
constant of around 100 MS giving a plateau below 10 Hz and a sha.rj.) roil-
off above this frequency. At frequencies above 5 kHz the MAW then naf 
noise floor is observed. 
Let, us first consider \' hat. is happening at low freqininies .. \t Hquviaies 
below 100 Ii a a. substantial "Auction in noise is observed as dic  gate voltage 
is reduced. Indeed, a. 700 in / shift in IQ 	\'CS us an oider of it a.gi it ude 
reduction in house at. 10 Ii:. it will be shown that t.l is iinproveiiiciit. is (Inc 
to the conducting channel being pushed away ironi the high (lelisity of traps 
near the interface. At still nxAv negative gate voltages. a flat noise spe(t null 
is seen with very little structure at lower irequeuucies. liglui( 13 (C). IW 
noise levels in Figure 5.3 (C) are considerably lower than those lJ1':'5entedI 
for enihancenicvnt mose transistors earlier in this chapter. 
At high frequencies, above I kHz, an increase in noise is seen. There are 
two mechanisms contributing to this noise floor. Analysis of the d.c. (.1 ian-
acteristics has show r that the device tends to move in nt.hier into saturatioi I 
when the channel moves iiito the bulk. However, the increase in I lyd,  is not 
sufficient to explain the observed increase in white noise. it is thought that 
there is a, small shot noise contribution when the device is in the satura-
tion region probably arising at the drain end of the channel through carrier 
injection into the associated depletion regions. Now. 
'n,shot 	 hot. 
!]ds 
92 
(5.1) = 	 C 'DS  Af  
gd3 
if full shot noise is experienced. For plot C in Figure 5.3. 'DS = 96. /1.4 
and 98 	145.6 1t.4/V giving a full shot equivalt iii noisc voltage 1)1 
Vn,shot =Z38.2 n. 1// 	Sinula.rly, it can he shown that the thermal 
noise for this operating point lS'Vn,thermaj = 10.64 a. V/ 	. The observed 
Boor is in fact around 24 n.V/ 	which is lower than the value predicted 
by Equation 5.1 iidica.tiiig that there is not a lull shot noise cout.riLintioii 
in 	tins case .A shot noise (Olitlibiltioli of this mud \Vas lot seen in aiiv 
measurements of ('iiiiimm(eim1ent, inode MOS transistors. see ;\ppendix A. 
Similar noise characteristics to those described above have 1A'C1l seen in 
deep depletion mode l\40S transistors biased further hito the saturation re-
gion, Figure 5.4, and in the linear region, Figure 5.5. in both eases time overall 
characteristic shape is similar to that of Figure 5.3. i-iO\vevei. in Figure 5.5 
where the IvIOS transistor is biased in the liiiea.r regu)u. I lure a ppeiuis to be 
no shot noise contribution since the whip noise floor is (OIistaJ 1. fur all three 
bias points. This provides confirmation that device sat uratioii is indeed a 
necessary condition for there to be a. shot noise current contribution. 
The measurements in Figures 5.3. 5.1, and 5.5 were all made on devices 
taken from the same silicon wafer. To coiifirn that I he m mieasu red red net on 
was real and reproducible. si iii ar mneasuremnents were Hrlorwd on (levees 
taken from separate wafers in the same iocs batch. and on devices from a 
completely different, batch. Some of these measurements are now presented. 
Figure 5.6 shows a device taken from a separate wafer in i he sa tue batch. Tue 
bias was made as close as possible to thai used for t he sj)(,ct ra in l'igm.n'e it 
but the threshold voltage was found to be slight lv (Id lere ml resulting ill a 
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Figure 5.4: Noise spectra, for deep depletion mode MOS transistor 
under three bias conditions in saturation. VDs = 0.75 V 'DS 
96.8 [L4. 
VGS - —1.16 V LBS — —9.50 V 
VGS - —2.82 V 'ABS = —0.65 	• 
—2.90 V VBS = —0.55 V 
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Figure 5.5: Noise spectra for deep depletion mode MOS transistor 
under three bias conditions in the linear legion. Vs = 0.05 - 
'DS  
'GS - —2.39 V —0.70 V 
 VGs = —2.45 V 1 —0.55 V 
 VGS = —2.51 V VBS  —O.1. 	V 
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Figure 5.6: Noise spectra for deep depletion fllO(l(-' MOS transistor 
under three bias conditions. VDs = 0.50 	IDS = 101 - 9  
GS 	—2.00 v VBS 	—2.00 V 
bs = —2.52 V '- 	—0.45 \ 
- —2.67 V - —0.30 V 
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marginally higher drain current for similar gate voltage and su hsti'ate bias. 
Figure 5.7 shows similar data, for a, device taken fror.n a wafer on a separate 
run.. in conclusion, the measured reduction in noise is real and can be 
reproduced from hatch to batch. 
Before we use computer simulations to explain these observed changes 
in noise charac. ten stics, the variations of the traniscond uclatice, lJrn, with the 
reciuirecl gate voltage and substrate potentials to reduce the low frequency 
noise are presented. 	lignre 5.8 (A) shows (ievic( t.IaTiScOiIdLt('taticc as it 
Iuiictioii of gate voltage, and ligune 5. (H) shi.ou's spot imISC hiftasUI'eItI(nLs 
macic at .10 JI.r as a l'ui.iction ol gate voltage. Tin data lit Figure 5.8 (H) is 
taken from. the same measurement set as the plots ill Figure 5.3 A reduc-
tion in g, is observed when the channel moves into the hi.iik s I ice the gate 
effectively loses some control of the charge forming the clian tel. (oinpariiig 
Figures 5.8 (A) and (B), it can he seen thai the 	imisc 'ails oil' Ini'oi'c 
the g 	is reduced. '[l.iis means that low noise oI.)ei'ation \601 111gli guilt is 
possible if the gate voltage is arranged to be arouiid --2.5 V For this device. 
This would provide a, transconcluctance, g, of around 50 j1,.4/ 	with an 
output noise voltage of less than 70 nV/v".A similar effect is seen when 
the device is biased further into saturation. Figure 5.9. With a gate voltage 
of —2.9 V in this instance a. gm of around 50 /t.1/1/ is possible with a noise 
voltage at 10 fi of approximately 200 n.V/. 
One problem is that this 'window of opportunity is rather small, and 
does depend on the process run and particular drain bias conditions. For 
example, the optimal gale voltage moved from —2.5 V to —2.9 \. when the 
drain voltage wa.s moved from 0.50 1. in Figure 5.. to 0.75 V I it Figure 5.9. 
This m y a mean that. each apphca.tion circuit would rejti re 1 11C exact opel'- 
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Figure 5.7: Noise spectra, for deep depletion node MO 8 t ra.i isis tot 
under three bias coiiditioits. V.s = 0.50 V . 'DS = 96.-! ' .1 
—1.98 \/ I BS  =-2.00 \: 
VGS -V —2.50 V VBS 	0.45 
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Figure 5.8: Dependence on gate voltage of (A) device transconcluc-
tance and (B) noise voltage at tO H for deep depletioi 1 modeM OS 
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Gate Voltage (V) 
Figure 5.9: Device traisconcIuctance (A) and noise voltage at 10 F1 
(B) dependence on gate voltage in deep depletion mode !'YIOS trau - 
sistor. saturation mode. 'ADS 	0.75 V •'Ds 	96//A.  
100 
ating point to be adjusted for optimal noise pei'1oi ilftllC(:' \vith acceptable 
gain. 
The noise peak maxima in Figure 5.8 (B) and Figure 5.9 ( H) are tea.! 
Just before the noise voltage at low frequencies is reduced as the gate volt-
age is made more negative, we see a maximum in the 01111 of' a Loreiitziai i 
type distribution sweeping up the frequency domain. The time constant of 
the distribution is a very strong function of gate voltage resulting in a sharp 
peak when we examine the noise mag] iteide at one pa,rticii lan {requell cv as 
a. function ol gate voltage. lhe Lorentzian distnil.wtioii shift can be seen ill 
Figures 5.3. 5.1, 5.5, 5.6 and 5.7. It is paiticulanly evident in F'igtii-c 5.5. .\ 
similar shift in a. Lorcntzian distribution as a. iuiict.ion of gate voltage has 
been measured by Haya.t and Jones [71]. The attribute the Lorentziaai clis-
trihution to a, generation-recontbiiiation process ii Q Ad-gap s U rlace states. 
These states are most active and make the greatest. contribu Lion to the AM-
noise when the Fermi level is close to their energy level. 
Vyataua,bes results show a similar peak at a. pa,iliciilai, gale voltage as 
the gate attempts to turn off the cLan tie] [72] 
5.2.2 Simulation of carrier distribution 
The simulation program. described in Chapter 3. can he used to coufi mi that 
the observed reduction in noise in deep depletion mode NMS I raiissl.ors is 
indeed caused by the channel charge leaving the proximity of the sil coil - 
silicon dioxide interface, it was observed in Chapter 3 that the siuuia,i,ioii 
program uses a one dimensional model and as such can only he used Lo 
simulate geometrY independent eUects. or devices biased ill t he linear me'gon. 
In Figure 5.5 it was shio\Vl1 that the iillproVeIltr'lIl ill noise lietunt11ce ins 
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been seen in cleel) clepletioii ntocle MOS transistors biased in the lineal legion. 
Figure 5.10 shows two noise spectra, for a cleel) depletion MOS transistor with 
constant drain voltage and drain current. The gate voltage and substrate 
bias in (A) are set to the point just before we see a reduction in noise at, 
10 Hz, and in (B) just after. Figure 5. 1 1 shows simulations, for this device 
under these two bias conditions. It can he seen that in ligine 11 1 (a) 
the conducting channel appears to be touching the silicon-silicon dioxide 
interlace. whereas in Figure 5.11 (h) the channel is isolated from the surface. 
It can be concluded that the reduction ill noise is indeed caused Lv the 
conducting channel leaving the pruxinitv of the interlace. 
5.2.3 Conclusions 
It has been shown that the noise performance of deep depletion mode MOS 
transistors can he optmsed by carefully choosing the operating point. Si in-
ulations were used to show that the reduction in noise can I)c attrilml,ed 
to the spatial movement of the charge fuming the (jun11 el .5 lice heal lv. as 
the gate voltage was made more negative, and the substrate Was Inurepos-
itive, the concluding channel could he niacle to move into the bulk silicon 
away from the silic'oi.i-silicon dioxide interlace. By controlling the position 
of the channel in this manner. it was possible to reduce the level of I he low 
frequency noise by am order of magnitude. 
Unfortuiiatelv. no sini plc analytical method exists tur prcdiciThg I lie Spit-
tial distribution of charge in a MOS transistor. This is particularly true 
when the device is biased in the saturation region. The free carrier con-
centration is a, strong function of appliml bias. ambient temperature and 
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Figure 5.10: Noise spectra for deep depletion node MOS t ransistor 
under two bias conditions. VDS = 1.00 	IDS - 155 jtA. 
 VGS -V 0.00 V  1 BS  = —9.16 
 LGS = —1.00IBS I.O0 	; 
103 
S. 	5 






1 	 2 
Depth 
S. OE+1 5 
3 	 4 	 5 





2 E + 15 
(b) 
	
p . p ' 	-. 	- .-- ------------ -- 
P 	 1 	 2 	 3 	 4 	 5 
Depth (m,crUris 
Figure 5.11: Simulations showing free carrier distribution [or deep 
depletion mode M OS transistor under bias conditions show ii in Fig-
Li re 5.10. 
 VGS 0.00 V VBS —9.16 V 
 I. ,GS  --1.00 	: - —1.00 \ 
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models must, be used to explain noise clia,iacteristics such as tliOs( (Iescribed 
above. Such models must also be used to assist in the prediction of iluis-
periorniaic.e in devices of a given impurity profile. 
5.3 Conclusions 
This chapter has presented results for n-channel deep depletion rnod' MOS 
transistors. It was Shlu\VH that the position ui the (hlarIlIrl ill (i(() (1(1)1(1 loll 
mode devices (0111(1 he mulHipubW by 1110(1 tHat rig the gale volt i(g( and 
substrate potential Et was shown that air order ui ii lagil i tude red uctiori in 
the low frequency noise was possible in deep depiction nioche devices. With 
the hell) of numencal simulations, it was shown that this reduction occurred 
when the channel was isolated iiorn the silicon-silicon dioxide j Ii teihice. This 




Anomalous Oscillation in 
Depletion Mode MOS 
Transistors at Low 
Temperature 
In this chapter a. low frequency oscillation in depletion mode and deep de-
pletion mode MOS transistors at temperatures below airibient is described. 
This oscillation macic complete analysis of the noise pci- forma,tice ul these 
devices at low temperatures impossible. un-' 	 111a .v also plvdi'l(Ic the 
use of these devices as circuit elements at temperatures lower than ambient. 
6.1 Results 
In this section results are presented sLowing an anomalous oscillation in 
clepletioii and deep depletion mode M OS transistors. I )evbes in 1 I a ('N per-
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F' t2 q uncy C Hz 
Figure 6.1: 	Noise spectru in for (lee!) deplet,loii MOS I raiisis- 
tor 	cooled to liquid llitrogeti teinperatu n' (77 /0.IDS 
100 772.1" 'DS - 7.1 1iA. 
original aim of the ex per ments was to measure the noise cii aracteri st 1(5 ol 
depletion mode MOS transistors at low tempera.! u re. lie cuolal ii s used 
were liciuicl  nitrogen (77 K), oxygen (90 K) and Vreon!  (196 Ii'). the test. 
transistors were mounted inside sealed packages to prevent the coolant from 
coming into contact with the surface. 
Figure 6.1 shows the noise spectrum for a. phosphorus doped clm-p de-
pletion mode MOS transistor biased in the linear region at liquid nitrogen 
tempera I u ic. The oscillation caii he seen as a iIruad band lent un u per- 
Freoii is a Registered Trademark. 
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hF 	 'li ii: 	 ii ...... -  iF 	 -I F -- I 
j 	 •1 	 1 • 
k.k. 
Figure 6.2: Oscilloscope trace showing V.DS  for deep depletion MOS 
transistor at liquid nitrogen temperature. 'DS = 7.1 uI. Scale IS 
62.5 mV per division vertical, 20 ins per divisloii horizon tat 
imposed on the expected noise spectrum comprlsi ig the thernia.l noise floor 
above around 1 kHz and increased noise at low frequency.  .Maxi iiia at arouiicl 
13 Hz and 26 Hz were observed with additional components at frequencies 
Lip to around 300 Hz. Figure 6.2 shows an oscilloscope trace showing the 
drain voltage, 1s  for the same device. 
It calm be seen that. Figure 6.1 is the Fourier Transform of Figure 6.2. 
The width of the pulse in Figure 6.2 is reflected by the broad band increase 
in measured noise voltage in Figure 6.1. 
In keeping with other noise measurements in this thesis, the device was 
operated in a constant current coii figuration. so time periodic i crease 11 (lrai II 
voltage seer in the time domain iii Figure 6.2 reflect a, periodic increase in 
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Fneny (Hz) 
Figure 6.3: Noise spectrum for (leej) depletion NIOS tia.iisistur at 
liquid oxvg'i tei n pelat nrc (90 Ix'). \\e see wi 	 usci 	lull 
frequency when compared to liciu id nitrogen teulperat ure (77 A- ). 
VDS = 100 mY, 'DS = 16.9 [IA. 
at times could be quite erratic. At times. for example, the frequency would 
be observed to double. a-nd very occasionally the frequency would be reduced 
completely with only occasional increases in resistance seen An increase 
in temperature. however, gave an increase in ireq ueiicY of this aiiunialuus 
oscillation. For this saniple, the frequency of oscillation nioved hum around 
12 Hz to 80 Hz when the temperature was raised from 77 K to 90 K. 
Figure 6.3. 
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Figure 6.1: Linear dependence of peak i uagni tude on drain voltage. 
bias, but the magnitude is a strong function of drain voltage At and below 
the threshold voltage, the peak is lost in the thermal noise measured across 
the source and drain tei'rninals. Above threshold. but, \,V11,11 a in-ru d iai ii 
voltage, the oscillation cannot be detected. As the drain voltag- and current 
are increased, then so does the magnitude of the peak. 
To illustrate this dependence on drain voltage, Figure 6.4 shows how the 
magnitude of the peak varies with drain voltage. The gracliert of the straight 
line is approximately 2 x iO- . This means that each 'spike correspoiids to 
a momentary increase in channel resistance of around 0.02 	I bis i11cr(ase 
in channel resistance could be attributed to eu lice a reduction in carrier 
mobility or a reduction in the number of free carriers. In the hollowing 
section we use the simulation program described in (hapter 3 to iii \est.gate 
the magnitude of the temperature fluctuation requied to give ii reduction 
I to 
ioscope 
Figure 6.: Siiiiplilied bias supply coiiipiisiiig load resistor and ziiie 
carbon battery. 
in the carrier concentration of 0.02 %. 
It was also possible that the oscillation was somehow Introduced by the 
bias supply, the amp hfler or the spectrum an alyser In nid er to eli n ii ate 
this possibiitv. the bas supply was replaced by it sit igle bat l.erv au d load 
resistor. Figure 6.5, aii(l the gale and substrate \Vei'e coiiiiected di ectiv to 
the source. \'Vitli the transistor biased in this inatuier it was possible to 
measure the oscillation directly using only an oscilloscope connected across 
the source and drain terminals. In addition, the oscillation has ac vtr been 
observed in o-chamiel enhancement mode MOS Irat isistors or (Ie\ices wit ii 
no implant in the channel. In sununarv. the elleci wa. 0111.11 tiieasnied in 
n-channel MOS devices \vitll a. phosphorus or arsenic implant iii the channel 
region. It is concluded, therefore. that, the effect is directly related to the 
device technology and is not introduced by the instrumentation. 
6.2 Simulations of carrier distribution 
If the crystal lattice in the region of the channel was to cool nionientarily then 
some proportion of the ionised donors would freeze out causing a reduction 
in the free carrier concentration. This would have the effect, of increasing 
the channel resistance. In order to maintain the drain current. any constant-
current bias supply would increase the (train voltage to con pci isate. The 
resulting increased power consuniption would heal the channel region of the 
MOS transistor. This would hi turn re-ionise the frozen out donors. and 
pseudo-ecuiihr 11111 would he restored. 
In the previous section, it was observed that I he nmgmitude of i Ws cited. 
corresponds to a change in the channel resistance of 0.02 V . Siiiiiiltiiis are 
now used to calculate what tern pera.ture AN, would he required ii order to 
decrease the free carrier concentration by 0.02 %. The (loping profile input 
to the simulation pi'ogranl was that generated for deep depletion snucWres  
by ICECREM. The temperature was set to be 77 K. the substrate bias. t is. 
to 	5 V and the surface potential. q1.  to .3 V. l'roni previous shim tat lot I runs 
with this profile. it was known that these conditions vou Id corresjmoiel to 
the device biased above threshold voltage A solution for ti is teinpela I nrc 
was obtained and the gate voltage. VG, noted. The temperature was then 
reduced in small steps. For each temperature the surface potential was 
iteratively adjusted until the gate voltage was at the same bias as that noted 
for the 77 K solution. The Rev results from the si I nulat otis are presented in 
Table 6. 1. 
It can he seen that the shill in temperature required for a 0.02 V sit iii 
in the integrated earlier concentration. Q . is 1 iii It. The magnitude of the 
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Temperature 
( 	J. ) 
/Vc  
( 	C7121-) ( 	9 
77.000 1.636388 >< 10' 
76.996 1.636068 x 11011  -0.02 
table 6.1: Results horn simulations to calculate tel iii )er atu e si i ft 
required for a 0.02 % reduction in tree Carriel' concejitiation. 
required temperat ure shift en plia.sises the low level of this anul ialuus cffcct. 
However, even this snia.l I osci liaton was sufficient, to effect, I \'ely drow i out' 
the background low ti'€'queiicv noise and make its illeasurellwill ilupossible. 
6.3 Discussion 
Despite extensive nieasurernents, the physca1 origi is oh this anomalous usd1-
lation renian obscure. The effect was only measured in n-channel dlepletioti 
mode ]V[OS transistors, and only at low temperatures. Steps were taken to 
ensure thai the oscillation was not an artifact of (lie instrunicilt at lull. 
If the oscilatioii was caused by sonic kiiid of tlieriiiai (lIed 	111(11 oilY 
might expect the frequency to be a function ol device power dissipat lull. 
Measurements to date have failed to show any such power dependence. 
hle 6.2 shows the average measured frequency at a rurnl)er of operating 
points. It can be seen there is no change ]it the uieasn red oscillation he-
dluency as the power dissipation is varied over this range. 
Another possibility is that the oscillation was caused by son ie kind of 
thermal inipedaiice oscillation between the sample and the nitrogen bath. 
Such aa oscillation in the context of german i urn nira- red detectors is dc- 
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Table 6.2: ()sciliatioii H(1IIelIcv at a 1111111ber of opelal IIIi puilil s. 
scribed in [73]. However, attaching a relatively large therm id mass in the 
form of a copper or steel bar to the sample wade no difference to the oscil-
lation [req uencv. 
Coon and Perera [71] observe it Si niiar oscillation in siliioii J)--Ii diodes. 
In their exp('riuIeflts. p-i-ii diodes are cooled to near liquid lleli(L111 leliIf)Cl-
atnre (4.2 A').  Figure 6.6 illustrates tIle bias configuration used in their 
experiments. At such low temperatures, the diodes no loi iger CXl1 b 1. their 
normal rectifying properties. in addition, a voltage which is significantly 
higher than usual is required to initiate concluctiol 	[lie attribute this 
conduction threshold to jiti pact ionisation of carriers trapped in local stales. 
For the samples studied. this conduction threshold could he as high as sec-
eral tens of volts. v\iien conduction commences the tine capacitance begins 
to charge up. The onset of conduction leads to a reduction in the voltage 
across the diode which once again switches off when the \oltage hills to 
the conduction threshold. The result is repetitive firing or pulsing) at it late 
which is dependent on the applied voltage, in their ( 	went s. Coon and 







Figure 6.6: Experimental configuration used by Coon and Perera. 
utes to 30 n.s. Tie Iirillg tale was a. strong I'LIH.Ctioll of applied voltage. I lie 
effect has been likened to repetitive firing in neurons. 	lie authors intagitu 
a, network of such elements where the pulses ma be initiated or undulated 
by external stimuli. They en visage such a network forming the basis of the 
central processor in a, neural computer. Experimental results illustrate sil-
icon diodes being tisect to demonstrate logical operations and bi Iii rication 
(periodic repetition ol a. double pulse). 
The oscillation iueclia.iiisin observed ii the p-i-n diodes at 1c1 tiid helium 
temperature could be related to the osciliatioii observed in deep depletlull 
devices in these experiments. This opinion is based on their terminal per-
formance, rather than identified physical mechanisms. 
Measurements on similar MOS transistors performed by Naiidiali [70] 
failed to show all. oscillation like the one measured here. Iii IIIS experi inents 
the samples were cooled by mounting the device on top of a cold linger winch 
was immersed in liquid nitrogen. whereas devices in the ex perimet its here 
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were immersed in lici  nd nitrogen in 5('aIe(i packages.. \iiot,Iici diiftieiicc is 
that the device under test in Kancliah 's experiments lorins an active com-
ponent in the bias network and as such is always biased in the saturation 
region [62]. In these experiments the bias supply and device were passive  
with the transistor biased in the linear region or near saturation. 
In his experiments, Ranchali observed a, tendency for the deep deple-
tion transistors to exhibit, an increase in noise for a, sit hstral,e bias, 41, of 
around —.) 	at low teiiiperatures [70]. He has snggesl((l 1 tat this niaY oll(r 
some insight into the nieclianisni cailsilig the anoiiialous oscillation ill I lien 
experniients. 
Das and C bosh [75], and Ca,nfieid and Forbes [76] present results showing 
a very OWN- effect ill GaAs M ISFETs at romn ten i perat ii ye. In a. IWVr work. 
Canfed and Forbes describe a technique for suppressing I fuse oscillal ion 1) .\ 
buried clia.iiliel GaAs Ml SFETs [77] 
6.4 Conclusions 
Phosphorus-doped MOSFET devices can exhibit an anomalous low ire-
ciuency oscillation at low temperatures. Hie physical nvwhaninn a.ppea rs 
obscure and further work to establish the nature of I lu ellect should be 
undertaken. 
Similar oscillations have been observed by other authors in J)-(-)1 diodes 
at very low temperatures. and in GaAs transistors at room temperature. 
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Chapter 7 
Applications for Deep 
Depletion MOS Transistors 
In i11us chapter the use of (led) (lepletioll ln(J(Ie N/I O 	trar sisters ascii-ciiII  
elemews is clisctissed. It is shown that there are Ititida ineiilai (Ii fIi(II Ii ie in 
incorporating the deep depletion devices iii cuneiitiuiial aIIlpIIlI('I' (it(Uils 
while retaining their very low noise performance. 1-lo'vevei. a novel design 
for a low noise be Ifer amplifier using a. cleel) depletion t ra.i sistor at the in put 
is prese1 ted. 
7.1 Requirement for Buffer Amplifier 
There are a number of measurement and instrumentation applicatioiis winch 
require a low noise, small signal, huller amplifier with fl)O(lerate gain. for 
example. such circuits might he used in conjunction with detectors in 	ray 
spectrometrv or i iii ra red detection systems 62]. In i ii is st IRk. Wc assiillh,  
thal there is a requirement for a simple integrated alnplili(t slage vitli a 
voltage gain of' 10 and an input iI'JlS(' of less than I uI / V' Ii 	at 1 U 1/ 
This was precisely the specification of the Electro-Optic Division of Philips 
Components, SOUtIla.lTlptOl1. The buffer amplifier was required for use in an 
advanced focal plane array infra-red detection systeni. An in po rtaii t knUm,  
is that the entire system comprising detector array, bias supplies. readout 
circuitr, and buffer amplifiers are all incorporated on a sing1c silicon I H p 
using hybrid technology. Figure 7.1 shows a, typical application circuit [78]. 
Other imaging techniques involve the use of charge-coupled device readout 
strategies [79. 80, 81]. The circuit coii!piises a. (adnnlini- IIIeicliIy- i.ef!uiide 
(CMT) photo-diode, a number of MOS transistors. and a storage capacitor. 
The storage capacitor lay be fabricated using ig NI OS technology. logy. WI en 
the circuIt, is Mug used as part of an infra-red detection systet ii. in ha- 'ed 
radiation is focused onto the (MT diode. This diode would normally I'oi'in 
an element of a two-dimensional array of detectors Such an array ua\ be 
used to Form a vlsi bEe i inage of the infra-red conipoiien Is of a. scel te. In order 
to form this image it is first necessary to extract h'oiii lie s\:sleI!i a iiieasuie 
of the ploto-currert in each diode. This photo-cu 'rent is a. strong luiicliou 
of the magnitude of the in ia- red radiation falling on t hat. diode. (a.d ii i liii-
mercury-teliuricle is chosen because it is possible to choose the waveieiigth of 
maximum sensitivity by varying the relative concentration or the del nen ts 
from which the (MT crvst.a.l is composed [82] 
The operation of the circuit in Figure 7.1 is as follows. The initial ion-
dition is with MOS transistors Ti. T2. and T3 biased in the off state. In 
addition, the storage capacitor has been charged to some predefined poten-
tial by the address and reset transistors. T2 and 13. No current will be 
flo\ving in the photo-diode and the diode will self-bias to its open-circuit 
potential of around 20 W . \ positive voltage is then applied to lie gale 
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Ti 	T2 
Reset -I 




T3 -, 	 BufferAmplifier 
V reset 
Figure 7.1: Schematic chagra,in showing direct iii jeetiomi current 
readout. 
of the direct injection transistor, Ti. The pliotocurrci it will how from the 
capacitor through the direct Iiiject MOS transistor 1 1 111to the (liOdc. This 
has the net effect oh discharging the capacitor to some extent. The duration 
of the pulse applied to tiic direct inject gate is Liiuw ii as 1 ic .fan Ii 
Clearly the magnitude of' this pulse and the ci uratioi oh the state time must 
be chosen so as to avoid complete discharge of the capacitor winch would 
cause the system to saturate. After the stare time. the address MOS tran-
sistor. T2, is switched fully on. If the output line capacitance is significant lv 
lower that the storage capacitor. then the line should he charged up to tic 
potential of the capacitor. A buffer amplifier can then he used to milonitor 
the voltage on the output line. see Figure T. 
A key parameter in this class of configuration is the in jctzoii rfjicie tug 
denoted by '/INJ  The injection efficiency is the fraction of the signal current 
which is ni cctecl into t he direct iii ject NIOS trai isistor. ('lcariv. tins palal ii-
eter requires to he niaxiiused lot a given diode and process tccltiiolugv. .\ 
I19 
II  store 
e 
itor 
Figure 7.2: Equivalent ac. circuit for the pl totodiode, the direct 
inject MOS transistor, Ti, and the storage capacitor. See text for  
notation. 
poor ili]ectlofl efficiency nieaiis thal less of the signal and associated iiol.1141 
from the detector are iuected. and heitce the I)tIl[(r alnphili('r and ivadull ,  
circuitry noise will become iiiore sigiiihcaiit. 
Figure 7.2 shows the equivalent a.c. circuit for the photodiode. the direct 
inject MOS transistor, Ti, and the storage capacitor. In this hgure. 'D  j the 
photo crrelt. in the diode. RD and CD are the diode rcsist,alIc(' and ca pad-
tance respectively. Pm 15 the transconcluctance of the direct ii}ect tra.nsisl or. 
and C3 and COX the source-clra.ii and oxide ca.pacit a.nce. Ustore  is I lie charge 
storage capacitor. An assumption here is that the iii put inpeda.nce of t lie 
direct. inject MOS transistor will be given by 1/grn . The inject ion efficiency. 
)INJ and bandwidth. .tBw.  of the system can be expressed as [2] 
gmRD I 	I 






I — gmflD 	
'-V.) JBW 	,.- 
where Pm  is, the transconductance of the direct inject MOS transistor, RD 
and CD are the diode resistance and junction capacitance respectively, and 
w is the radial operating frequency of the circuit. Ilie iiuportaiit point to 
note is that both the injection efficiency, 7/INJ  and ban dwiclth .fBW.  of 
the system can he increased by increasing the transco.iiducta.iicc. 9m. of the 
direct inject MOS transistor 
Another te.chniqiie for iiicrea.si ig the t,ra.nscondtictaiice of the (flied 	iI]((1 
MOS transistor is to increase the channel cnrrent. or iiidieasiilg the ciiaiiiiei 
width to length ratio of the transistor. Clearly, the clianijel (lirielil is Iiillll.e(i 
to photo current flowing in the diode. Such currents ma.y be verY sinai I 
indeed with typical values in the range of a. few or few tens of ilallo-auipS [2]. 
At such low currents the device tra,nsconductance is not a strong tunctioi I 
of geon ietry making the latter appioadl i of liii ii ted use. 
One tech111c1 ue for increasing thie traiiscoiid ucta.nce is to use tic Lu tiered 
direct injection current. readout circuit as shown in Figure 7.1. This circuit 
is sometimes referred to as the Rockwell Circuit. [2]. The additional aniplifier 
is used to increase the injection efficiency Lv effectively decreasing the in pElt 
impedance of the direct, injection MOS transistor. \Vit.li the coliveiltloiia.l 
direct, injection schLiIie described above, any (flange ii photo ('LI I'I'cIIi . 
is accoinniodated for by a small change ill the voltage at, the source of the 
t Another way to increase both the injection efficiency, 71INJ, and bandwidth, fBw,  of 
the system would be to increase the detector diode resistance, RD.  The diode resistance 
is in general fixed for a given diode. The performance and technology implications of 
increasing the resistance are outwith the scope of this thesis. Instead, attention is drawn 














iT3 	BUfferAmplifier i 
reset 
Figure 7.3: Schematic (liagrani showing buffered direct injection. 
direct injection MOS transistor. With buffered direct injection, however, the 
voltage change needed for any change in the photo current, 'aii be reduced 
significantly, as follows. I! the voltage gain ot the butler ai 111)1  rIier is dehned 
to be Av,  then the gate voltage of the direct inject ion MOS transistor would 
change by - Av times the voltage shift required at the sou rue oi the di n-ut 
inject transistor. TI. Hence, the majority of the voltage shift required can 
be made to occur at the gate. If the gain of this feedback huller aniplifier 
was 50, for example. then only 1/50th of the voltage shift would occur at 
the source. This would have the effect of increasing the Ira iisuund ucIa.I1c(. 
g, of the direct inject NIOS transistor by 50. 
In the following sections, we consider simple amplifier circuits which may 
be employed a.t the output of the circuit. A similar amnphher ma also be 
employed in the feed-back loop used in the buffered direct injection schenie 






igure 7.4: Simple inverter. 
vow 
rdSI 	 g 1 v 0( 	 rd S2 
1igure 7.5: Small sigmia.I e(tmnvalcnt circuit. [or itiverici. 
7.2 Inverter Analysis 
The inverter is the most basic of all voltage amplifier stages. Figure 7.4 shows 
a schematic circuit diagram for a simple inverter . ivpica1lv the luverter will 
employ the comnion source couiiguratioii as showi i ii ere. In iitegrated lorni 
the load may be eitlier an active resistor or may be a. current simk in the 
latter configuration, an additional voltage supply is required to hold the gate 
voltage of the load transistor at some potential. 
Figure 7.5 shows the small signal equivalent circuit for the inverter illus-
trated in Figure 7.4. The inverter can he described as two voltage controlled 
current sources. ymici,and i/m2 tm'out- mu parallel with channel resistances 1ds1 
and 1 ds2 
12:3 
Now, considering the components of small signal currents in the circuit 
it can he seen that 
'ingmi + ibout/?dsl + t'out9rn2 + v0t/id32 - 0 	 (7:3) 
The voltage gain of the inverter circuit is defined as A 	v0 t/e'. setting 




9dsi + !162 + gm2 
In 	the analysis of inverter circu i t s employing lull \ei ii ioual (II ia nil I ilni 
mode MOS transistors the trauscord uctarice. (Jm. IS gcIlera,11Y much greater 
than the channel coitd ucta.rìce, 9 8  and the voltage gain can he approxi-
mated by 9m1/0m2  However, deep depletion mode MOS transistors have 
a IN, comparable to the q i na.king it i npera.tu \e to use Equation i 7.1 in full 
to calculate the gain. 
Similarly. the sinaI] signal output resistance can be h)uiid Iruni 1 he (-'(11iiV-
alent circuit to be 
Out = 	 ( 7.5) 
gd3i + 9d32 + 97n2 
Typical values for g, and IN,  for both enhancement and deep depletion 
mode devices are summarised for convenience in table 7.1. The cal ues for 
the deep depletion transistor are for a device biased ill the buried channel 
low noise régime. Before calculating the gain Or oui inverter i nco U porati I 
deep depletion devices in its realisation, we need to examine how g  and 
scale with device geometry. 




Transistor t'1)(' Gcoiiietry g 
(ion) (1tA/V) (/L4/V) 
Deep Depletion 100 x 15 30 to 5 140 
Enhancement [83] 10 x 10 50 0.5 
Table 7.1: Typical transistor parameters. 
210 I/V I ID(I + 	s) 
\/2A' 	ID 	 (7.6) 
where J\' is the process gain Factor. Note that Iq uatioj 7.6 i valid ui iv 






- 1 + \VDS 
where A is the channel length modulation factor \vIliclI is in \(rsuIv prupur-
tional to the channel length L . The important point to iiote iiuiii Equa-
tion 7.7 is that the device conductance is proportional to 'D  and in veiselv 
proportional to the clian net length through A. 
Equations 7.6 and 7.7 can now be used to scale the parameters in Ia-
ble 7.1 to enable the calculation of the inverter gain. 
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Consider first the case where both All and 112 in Figure 7.1 ate deep 
depletion mode IVIOS transistors. In order to obtain tisefid gain it is usual 
to have a 	- of greater than unity and a 	of less than unity [84]. i
Li 	 L2 
i 
is a lOt) pm x 15 jon transistor then the parameters in l'able T. 1 may he 
used directly. As an example of dimensions for the load transistor 142,  let 




.2() p-1/1". 	 (7.8) 
Si in lat' I y 
9ds2 =9ds1() 
Li 
42.0 it:V i. 	 (7.tfl 
This latter residt gives a channel resistance t'ds  of al-ottiid 23.8 /S h 
From these values we can calculate the voltage gait of the iii verter (:ucu t 
using Equation 7.4 to be approximately —0.16. Clearly, this is well below 
the required gain of -10. 
We now consider the case where the load transistor 112 is an enhance- 
ment niocle transistor. If g 3 	1.0 A/V and 9m2 = 26.1 jt.4/V then the 
gain is still dominated by the high Ydsi  in the clenonutiator of Equation 7.4. 
Any attempt to reduce 9d31  by increasing the channel length. L. has only 
limited effect since the tra.nsconcluct,ance, gmi'  is also reduced with L. 
It is concluded that the high cI-ianiiel conductance ol the deep depictWit 




Figure 7.6: Block diagram of cascode stage. 
7.3 Cascode Amplifier Analysis 
It was shown above that tIie simple inverter was tiot ahle to tit ilise (jeep (IC-
pletioii mode MOS transistors 1mm its reahsa.tion . We now turn our a.tteiition 
to the cascocle amplifier. This type of amplifier offers the an alogue cue nit 
designer two distinct aclva.iitages over the simple umverter. Firstly, a, reduc-
tion in the Miller ca.pa.cta.nce is obtained. Clearly this reduction would be 
useful in the design of high frequency svstenis ..-\ second ad vamitage of' I lie 
cascocle stage is an iticreasc tit the output, iiipeda.iice. hi 1111s scORM We 
examine the reasons for this increase with a. view to investigating the possi-
bility of using low noise deep depletion modestructures in the construction 
of the amplifier. 
Figure 7.6 shows a. cascocle amplifier. The construction is si molar to the 
simple inverter but with the I iclusion ol an addit.ioiial coiimimiomm-gat.e 
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tor between the driver and the load This transistor is z142 in Figure 7.6. 1,12 
is included to keep the small signal resistance looking back i ito the drain 
of 11/12 larger than that of 11/t1 alone. We now proceed to deduce the small 
signal equivalent circuit, with a, view to predicting the circuit gain. 
Figure 7.7 (a) shows the equivalent circuit for the cascode ai ipi let. IIK 
circuit can be viewed as two voltage controlled current, sources, qmiojn and 
9m2vl, each in parallel with their respective channel resistance, 1'da1 and ?ds2 
The series combination of this pair is in pa.i'alle! with 1d33  and the small 
signal Output voltage cout. 
	
Figure 7.7 (b) shows the sane ejui va,lent ('11(1111 . I >111 	v iii IlK single 
current source 9,,2 1'1 replaced with two identical eli Melt source.". This step 
follows the current-source rearrangement and submit utioii rules (leseri Led Lv 
Allen and I-Iolberg [8:3]. Finally, in Figure 7.7 (c) tie (ti lien t. source .1121)1 
in Figure 7.7 (h) has been replaced by an eqtiivaieiit resistor of value I /g 
over the interua.l voltage v. We may do this su bst.i lu t.ioi I 51 ice 1.1 he voltage 
dependent current source was dependent. oi 
Using nocla.l a,iia,lvsis. we have 
[1/'d1 + 1/1'ds2 + 9m21 e1 - 1/7'd32vOUt 	Pmi cm 
- [i/id.sl +11m2]  t + (I/'d2 + 1/)d.53)L'out - 0 	 (7.10) 
Solving [or 	/ej . and set 1mg 9d8 = 1 /'s 
Prni (9d,,2 + Im2) 
.40 = 	 . 	 (.l I) 
Pds19ds2 + gd819d33 + gd82gd.,3 + Ym3Yds3 
There are two cases two consider. In the first instance we shall calculate the 
gain for a cascode amplifier with a deep depletion mode Ni OS transistor as 
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Figure 7.7: Equivalent circuits for ca.scode stage amplifier. the 
transformations leading to equivalents (b) and (c) are described ii 
the text. 
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the input, A41. Secondly, we shall compute the gaill with an ei in ceiiieiit 
mode transistor as 11112 and a. deep depletion transistor at, the ii put,M I P• 
In both cases it will be assumed that the input. transIstor IS it, deep deple-
tion mode device to keep the noise low, and that the load is an enha.ncci I cut 
mode transistor. 
If the input transistor 11/11 has a 	of' 122 as before the!l q 	is a,roiiiid 
30n4/ I - and 9ds1 in he as high as 140p,1-11 11. The en hat iceinent load 1143 
will be assumed to have a. 	of I/i/I/I; and a. Mi,3 oh 2h. I i..1/ I 
Considering list a. deep depletion transistor br 1112 witli af 122 
L2 	15 
then the gain can be kund lorni Equation 7. 11 to be ii 	—0. 1 S. W I th 
an enhancement, transistor 1142 with a. 	of 	the situation is inpioved 
L2 	10 
sliglitiy but. the ga.iti is still only /, = —UT 
Once again, it. is tin' Ingli values br the device (otIdtI(t,a,lIce ii thu deep 
depletion mode devices which makes their use ii the (1 u.n it difhc tilt. 
7.4 Cascode Amplifier with Bipolar Tran-
sistor 
In the prececinig sections it. was shown that. the use ol deep de)let,ioi I I I lodc 
devices at the input of either an inverter or a, ca.scode stage amplifier pre-
vents the circuit from delivering useful gain. ideally, the transistor :112 in 
Figure 7.6 should have an input, resistance soine\vha.t lower than the value 
If MI is an enhancement transistor and M2 a deep depletion mode transistor, then 
A can be shown to be —1.88. But this configuration offers no useful improvement in noise 
performance. Indeed, in this case the high value of conductance 9d2  in the bottom line 
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Figure 7.8: /1-Parameter equivalent circuit, for hi polar transistor 
biased in coiuiiiou base iiiode. 
for 1/9d31  for the wpiit transistor. In this way the majority of the current 
in 141 will be diverted through A4 2,  thereby inqnoving the overall ci 'cu it 
gain. In this sectIoll the use of a bjpolar transistor as 1W 2 is ii vestiga.ted. 
If a combitialion of a deep depletion mode trw sistor aid a hi polar tran-
sistor are to be realised Oil the same uitegrated circuit 111(11 the (l(51gii(T'r 
will be required to tori i to a merged bipolar M 0$ proc(1'ss. ;\ number of 
manufacturers have developed ('0101 nercia,l nierged b polar C M 0$ processes 
[85, 86, 87]. These processes are often referred to as Hi CMOS'. There are 
a number of reasons for developing a combined process. Bipolar transistors 
offer certain performance advantages over MOS tram sstors particularly at 
high frequencies. Advantages include Aster switch i hg iharaci ('list cs. al 
higher gain. Alternatively, MOS transistors offer inipro\ed packing density, 
better scaling of parameters with geometry, and lower power cons Liliiptloii. 
With increased integration the trend has been towards complete systems on 
one chip incorporating both analogue and digital components. The advan-
tages offered by BiCMOS processes have made such illtegratioll possible. 
The h-parameter equivalent circuit for a bipolar transistor ill (ohihihiOli 
base configuration is shown in Figure. 7.8. The coiniliull base c.onliguratiun 
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V V V V-) 
hjb 	1 +  
I 	
h 01 
Vin 	 011 
(t:) 	 - r rd 	hrbV2 	 d I - 
Figure 7.9: Equivalent circuit for the cascocle stage amplifier HICOF- 
porating a, hi polar transistor. 
h-parainetei' I )eIin ition I 	picaI 	vallic 
hb common base input, impedance  .3.6 
hb reverse voltage feedback ratio I 	.-li I 
hfb forward current, trans ci 	ratio -U .99 
h0b ('011111 1011 base output a.d in Ittance U.-15 	x 11) 	6,,,i,,u 
1aL)ie 7.2: Definition of /i-para.nieters for a hi polar 	a I siStor III 
common base mode, and typical va.! i.ies. 
offers both a low input impedance and a. current gain. Ii. f b, which is close to 
unity. The li-parameter equivalent circuit model can be used to deduce the 
small signal equivalent circuit for the cascode stage amplifier i luorporating 
a bipolar transistor. Figure 7.9 shows the eqi.nvalent circuit of I he complete 
amplifier. The circuit may be viewed as comprising 1\\ro separate su bcu(u its. 
In the left subcircnit there is a current source g 	over dsl  represelit ilig 
the input transistor and an impedance of bib looking Hilo a \oit a.e source of 
hrbt'2. From Table 7.2. it can be seen that, bib  is oiilv a few ()11 111" and 1rb 02 
is a. fraction of a. millivolt. even \VIlel) internal voltage 02 is Se\ela,l \olt. 
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The right sit bct rcui t is a current source hfil in patal Ic! wit h li ob mid 1'ds3 
The equivalent circuit in Figure 7.9 may he used to dcii \'e an expression of 
the gain of the circuit, and to calculate its noise performance. 
As before, the small-signal voltage gain of the circuit. .4, is dcitiicd as 
v0t /v. Now, noting that /?fbil in Figure 7.9 may he replaced by /Ifb!J mlVin , 
the voltage gain can he shown to be 
4 
= V0 .L 	/1fb9mi 	
(7.12) 
Oin 	1i0 5 + .(1d33 
Using the values iii Table 7.1 and Table 7.2 the gain is around .4 = — 29.8. 
This figure is considerably better than the original rejuircnienl for a gain of 
= —10. 
The noise performance can also be dcii ved Iron the (ijuivalent ci iiii 
in Figure 7.9. \'Ve begin by assuming that there is an eci Ui valeiit root tiiean 
square Input noise voltage, VII, ni series with till' gate UI ('a(!l (Ie\l(('. Or  
clarity, we shall adopt the shorthand notation 
Cu = 	 ( 7.13) 
The noise will be dominated by the noise in the iwo M OS I ra.tisistors. :11 1 
and 113. Now, the output noise voltage, 	can be found from 
2 
2 s 2 	2  
(Ou= 	
( h 
fbgini ) + ( 
/l ob + Pd83 	
3 	 . ii) 
where e 	is the r.m.s. input noise voltage of transistor hi I. c 3 is the 
r.m.s. input noise voltage of transistor 413. the h paranleters are those for 
the bipolar transistor, and the p parameters are those for the enhancement 
and dccl)  depletion mode transistors respectivelY. We now divide the r. is. 
output noise voltage immiI,  Q, by the square of the voltage guiii .l-
given by Equation 7.12. Ironi the definition of volt age gain. this yields Ille 
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square of the equivalent input noise voltage, e q , as 
_2 	 (7.15) c 1 I + 	
hfb9ml ) Ci 
Taking square-roots. 
2 ,2 
teq - c 1 [i + 
AL 	c,2,, I . 
	 (7.16) 
Substituting Cn for vngds /grn , where v is the absolute IiOiSC voltage (LC?O.5.s 
the channel, we have 




As before, c,j is the i.iii.s. noise voltage across .1] K In Now. imi ii Equa-
tion 7.17 it can he seen that the equivalent gate input noise depends i nai nv 
on v since 	> gi and 93 < 9d31 Now, with t 	2 x iü- V/ 	at 
10 ii (taken from Figure 5.8). and V3 - I x iO 	/ \/ I the equivaleul. 
gate input noise can he calculated as cq - 9.33 x to -7 j,/ 	. IL is is 
below the target specification of I x 10-' 
7.5 Conclusions 
The analysis in tins section has shown that. it. is possible to lua.kc  use of a low 
noise deep depletion transistor in a huller aniplilici design Lv iicurporat hg a 
bipolar transistor iiito a ca.scocle stage. The bipolar tansistut was necessary 
to isolate the high channel conductance of the deep depletion device from the 
output stage. The noise was shown to he dominated by that in the ninput 
transistor. making the deep depletion device operated in buried cliau nd 
mode idea.1 for this purpose. it was shown that a huller amplifier wit Ii a 
voltage gain of around —30 was possible. with an equl vaieiit Input I]OlSd 
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voltage of less than 1 /1 V/ 	This cascocle circuit could P LU \'C useful in 




1105 chapter stinnna.rises the objectives of this, t liesis and 5lIoV\'s lIu\v those  
objectives wcr e achieved. S uggest oh s are We as to P° 5  1)10-' areas for 
further study. 
8.1 Objectives and Achievements 
The An of this thesis was to investigate the noise 	hloHhiaIIc( of (l((p deple 
tion M OS transistors and iiafie recoiiimendatiotis for their use in analogue 
circuits and systems. Specifically, there was a. reqwreiiieiit for a low noise 
buffer amplifier for use with advanced infrared detection systems. The spec-
ification was such that the amplifier conid not be realised in coiiveiitioiial 
(Le. surface channel) MOS technology. 
A noise measurement system was developed to enable rapid ciia.racteri-
sa.tion of i\u[OS transistor noise un (Jet a variety of opera.t lug cot di tioris. Dc-
tailed measurements were performed on deep clepietioti MOS dcv ices. Fur-
ther measurements were performed on more conventional M OS transistors, 
and these results are pres('iited in A !)Pc'11(liX A It was a.ppruj)riaIe to Study 
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7 -channel enhancement, intrinsic, and depletion i node N/10S transistors de-
vices in order to give some perspective to measurements on deep depiction 
structures. 
The following four points may be deduced Boni this thesis regarding 
noise perioriiia.ce in MOS transistors and circuits 
It was shown that an order of magnitude red uction ill IlOiSC was possible 
with deep depletion niocle MOS transistors. By biasing the device 
so that the conducting channel was isolated froni the silicon-silicon 
dioxide rterlace by the sn rface depletion legion. it, wa possible to 
achieve low noise with no significant loss ill "gain. Si iiiii lat.ions were 
used to show how the noise could he l('dlic((l by varvi hg i lie posit hull 
of the channel in this manner. 
An anomalous oscillation was detected in deep depletion and dep le 
tion niode transistors at temperatures lower than aiiihieiit. Ihie effect, 
was similar to oscillations seen in GaAs tral isistors tinder certain Was 
conditions. and in p-i-u diodes at very low n'niperat un's ..\piecise 
physical model which explains this oscillation has rema,iiecl elusive. 
A novel cascode circuit incorporating a. bipolar transistor was proposed 
in which the input transistor was a, deep depletion mode tram isistor. 
The circuit was able to deliver acceptable gain while exploiting the 
low noise of deep depletion M OS transistor. yielding an (-'Nt eu ielv low 
noise b rifler ai mit)  hfier. 
Noise results in enhancement and intrinsic M OS transistors demon-
st rated that impla.iit.at.ion cia ii iage resulting from t ii reshold ((i it. rol iii-
plants could be removed by careful annealing (A ppei idi x A). 
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One of the original objectives of this research was to desigi I it bu itci' a.i ipi 
Her USIng the existing process technology at Philips Component's Sotitlia.ii ip-
ton. This objective was not met, since there exists no nethod for fabricating 
a suitable bipolar transistor using existing process steps. The low, output 
impedance of the deep depletion mode M OS transistor pied iid d the its(, of 
this kind of device in circuits using existing technology. 
Three papers and reports were published reportnig sgnI uica.nt results 
from the experimenta.l work of this thesis [88, 49, 89]. These works are 
reproduced at the end of tl.ie thesis in the Relevant. Publications-  section. In 
addition, a. nuuii.er of (unpublished) internal reports were produced for the 
Electro-Optic Division. Philips Components. Soutlia.iiipt.oii. These reports 
enabled engineers to consider siguihca.nt results while designing iii Ira-red 
detection systems. 
8.2 Future Work 
This section offers suggestioi is for future research resulting i (1 rt-ci. lv from this 
thesis 
Time did not permit a. detailed study of the effects of process technol-
ogy on noise behaviour. Clearly the deep depletion mode device can offer 
significant improvements in noise performance. Further research should he 
undertaken to investigate alternative profiles for forming u  a. buried channel. 
For example. the i-veli in the deep depletion devices fabricated liere extends 
almost 3 /1111 into the silicon substrate. it should be possible to achieve sun-
liar noise performance with an u-well which does not, extend to the same 
extent.. Indeed, such a. profile could offer a superior channel conductance., 
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g3. because the clan iiel would be confined to it smafler voiti tile. 
The deep depletion device could perhaps he further improved by implant-
ing the channel region closest to the surface with boron. The presence of 
additional acceptors here would hCl1) isolate the n-channel lrOtT.l the surface. 
Such a profile would enable more of the charge forming the chin ii tel to reside 
close to the gate. This won] d have the effect of keeping the gin, jm  of the 
device high, 5111CC this (lCpCfldls On a tight Colt pling between the gate and the 
channel. 
Clearly the cause of the anomalous osci hatioii sect it theep depiction 
mode MOS transistors t'cciniicsfitrther investigation. Although the nlagtii-
tude of the efFect is sinai! it efFectively prevented del ailed tneastti'etn(lul of 
the noise characteristics of these devices al low t(inpet'alnie. 
8.3 Summary 
The thesis has ai a.lvsed the deep depletion mode MOS I al sislor. 'H ii."  
device has been shown to have a noise perloruiiauicc superior to 1 hat of 
conventional M OS transistors. The improvement iii iioise periorn ni ne was 
explained by means of device simulation. A unique application circuit was 
discussed which used the noise performance of the (heel) depletion MOS tran-
sistor to good effect. 
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Appendix A 
Noise in Conventional MOS 
Transistors 
A.1 Introduction 
This appeiicllx present's noise results for conventional ell hai iceiiient mode 
and depletion mode n-ch aminel transistors 
Section A.2 describes the process details for the three types of M OS 
transistor characterised in this appendix. 
Section A.3 presents results for eiihaieiiieii I mode NJ OS Iramisisturs. 
These devices have a boron implant, to gIve a t hreshold voltage. T. of 
around +0.9 1/. In this conventional type of structure the charge form-
ing the conducting channel is in close proxi nity to the siicoiisihcou dioxide 
interface. In Chapter 2 it was shown that traps neal this lilterface were 
responsible for noise contributions at low frequency. (onsequeiit lv. the mea-
sured low frequency noise level in these devices is predicted to be relatively 
high [11. 90]. 
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III Section A.1 results are presented for specially fabricated MOS tran-
sistors identical to those in Section A.3, but with no ti resliolci voltage con-
trol implant. These Intrinsic' IV! OS transistors are also en lia.nceinent mode 
structures since the substrate is lightly doped p-type with an acceptor con-
centration of around 5 x 1014  a'io7ns/c11 3. The aini of investigating tins 
kind of structure was to see if implantation damage resulting fro[l] the boron 
il-Ilplallt and lenlaining alter the anneal results in an additional low iieuency 
noIse con Iii hution. 
Section A.5 exalnulies the noise in it-channel (lepletion illode stinctiires. 
These devices were fabricated oil the san ie wafers as Ow it-cl at tel ci ih aiice-
merit and in trnislc MOS transistors described above. 
A.2 Process Details 
In this sectloii the process steps winch lead to the iahiicaton of the M OS 
transistors studied in this appendix are discussed. The ii-ciiaiinel devices can 
be divided into three categories: enhancement mode, intrinsic, and dep let, on 
in o cle. 
Figure AA shows schematic cross sections of Ill(, I Ii 1(1 1 v pts of M OS 
transistors studied here. Figure A.] (a) shows an n-cha.miel em iianceiiient 
mode MOS transistor. Here. boron is implanted into the channel to increase 
the threshold voltage, and provide better threshold voltage uniformity from 
device to device. Figure A. I (b) shows an intrinsic enliancenient ii iode tran-
sistor. In this device, there is no threshold voltage coni WI liii la.i ii ill 1 Ic 
channel. Ail ti -c haainel depletion niode MOK transislum is shown in lmg_ 
ure Al (c). where an arsenic inplant ill the clmiuiuel provides it norniali 
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on' type of device. 
lhen.-chaiinel MOS transistors studied here were foniied on p-type 
wafers with a crystal orientation of <100>. The boron substrate doping 
for the n-channel devices was 5.5 x 1014 atorn-s  cm. 3 , giving a. sheet resistiv-
ity of .15 - 20 Q cm 2  
Enhancement mode transistor channel regions received a. boron iniplaiit 
to increase the acceptor concentration under the gate, see Fign c A. 1 Al. 
The implantation dose was 1.5 x 1011 atuiiis cI,1 2 with an eiieig\ ol -LI) Io I 
through the 750 A gate oxide. Figure A .2 shows the doping proli Ic of Me 
transistors as predicted by I ( i(  U V M At the surface, the 	j Ia.i ted boron 
concentration is reduced (We to boron being drawn into the oxide during the 
anneal step. 
Intrinsic enhancement MOS transistors are those with ito I himeshiold volt-
age control implant in the channel region. see Figure A. I (h). limse were fab-
ricated in a. ASK way to the cub a.ncenien I. n iode dcvi Cl-S described above. 
but an additional mask was employed to block 1,1 c boron impiari t. The ;6 1 11  
of studying these structures was to see if the boron imnpla.iil in eiiha,ncemeiit-
mode devices introduces additional traps or bulk detects. Bulk defects would 
have the effect. 01 hinvasiag the measured tow f.requeiicv noise in the cii hat ice-
ment. mode devices [f) I]. 
Depletion mode transistors were formed by implanting arsenic into the 
substrate in the channel region. This is shown in Figure A.1 (c). The close 
was 1.56 x 1012  alo,u..s c171. 2 at an energy of 40 WK After t.hd' iiiipla.iit.. 
the wafers were subjected to a 20 hour drive-in at 900 oç  Hi(' I( k( U Il 
predicted profile for this prom'ss is shown in Figure ;\.f. tin' lila) ion dept Ii 
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Figure A. 1: Sclienia.tic cross section of ii-cha.iiiil NIOS 1 raiisist.ors. 
Enhancement, flR)(IC (a.). intrinsic (b.), and depletion mode (c). 
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Figure A.2: ftE( REM profile for riilianceinciil inod' MO t ran-
sistor .N( u) is the doping concentration at depth w. 
Figure A.3: ICECREM profile for depletion mode MOS transistor. 
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considering the long drive-in time. The depth cait be explained by cuitsidet-
ing the low diffusivity, D of arsenic in silicon [1] when compared with boron 
or phosphorus. At 900 °C, D is 5 x 10_17  cm21  for arsenic, whereas I) is 
1 x !iO' em.2s 1  for boron and 3 x 10_16  crn.2.s 1 for phosphorus. 
After the enhajicenicut or depletion profiles had been deli nd by 	tI)laii - 
tatlol] aiid clii ye- ii the source and drain contacts were Fabricated. Puns 	u- 
rns was d Ihiseci from an n  region deposited in the areas where source at ci 
dram contacts were to be fonned. Tliisn+ dleposi lion Caine lOt 11 /-'()( ' /3 gas. 
A 950 °C drive-in for 60 in mutes gave a diffusion depth of around 0. 1 /0)1. 
A.3 Low Frequency Noise in Enhancement 
Mode MOS Transistors 
In this section the i loise behaviour in enlianceinent mode MOS trait sistors 
is exanti ned. 
initially, the low req uencv noise behaviou r is iii vestigateci \%, h  ell the de-
vice is biased we] I into the linear region and the chaittiel behaves 11h(,  a p u rel\ 
resistive element. This can be achieved by using a small drain voltage, or a 
large positive gate voltage. Here the latter method is chosen, using a. gate 
voltage of 5 V. Figure A.4 shows the spot noise at 10 H: dependence on 
drain current for an enhancement mode transistor with a designed channel 
length of 15 jon and width of 100 jttn. Note that s.iiice we are iii the linear 
region of device operation, time horizontal axis could eually well have been 
drain voltage. A linear dependence of noise on drain voltage is seen when 
the device is biased in this region. This is is good agreement with models 
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Figure A.4: Spot, noise at 10 1]: dependence on drain current in 
enhancement mode MOS transistor. VGS = 5 	BS = 0 t 
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We now coiisider tije noise perforniajice w I ici I tic dcv c Is 1)1 ased at 
a range of operating points frorn the linear region through to saturation. 
Figure A.5 shows a, number of measured noise spectra for an enhancement 
mode MOS transistor with a, channel length of 15 jim. and width of 100 gin., 
as above. The gate voltage and substrate hia.s were kept constant. and the 
drain voltage increased in order to observe noise pertorniance as the device 
changed from being biased in the linear region, through triode operation, 
and into sat nratoi I inocle. 
With reference to Figure A.5, it can he seen that as VD's is ijicreased then 
the low freciuencv pail: of the noise spectrum also increases As the device 
enters saturation, the noise characteristic also appears to sat. U rate. To clan N 
this observation, Figu ic AG (r\) shows the drain voltage cliaiacteiisi. (5 [uI 
the same bias points used foi the iiisr' spectra, and ligiiie AU (13) shuns tile 
spot noise as detected by the 10 H. filter  at eadi of I tese drain voltagest. 
Figure A.6 (B), showing the low frecjuencv spot noise dependence on 
drain voltage. 1/DS•  can be divided Into three regions At d raii voltages be-
low 300 to l," for this gate bias. a inear dependence of i OISC uii drain voltage 
is observed. as iii Figure A .L The transistor is biased in the linear region [or 
drain voltages in this range, see Figure A.6 (A) At dram voltages between 
300 mV and 600 mV the noise increases rapidly with drain voltage. This 
corresponds to the device biased in the triode' region [93] At higher drain 
voltages the noise does indeed appear to sat Lirate as the device enters sat 
ration. Siinila.r results are shon'ii for a. buried chaji lie! mode \10,,-,)'  tral isistor 
tNote that two additional data points in the saturation region are included in Figure 
A.6. These were omitted from Figure A.5 to aid clarity. 
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Figure A.5: Noise spectra, [or eIl}laticelueu t inodc NI ( ) t 
at 30() K. VGS = 1.59 H 	0 V 
top plot 0.80 V 'DS = 27.5 p4 
VDs = 0.60 'DS = 27.1 p.-1 
DS = 0.40 v 'DS = 25.3 	t.4 
VDS = 0.30 V 'DS 	22.1 pA 
VDS 	0.20 	: 'DS 	17.4 1tA 
VD 	= 0.15 V 'DS 	14.0 pA 
0.10 	
: 
'DS 	10.0 ,LLI 
1)01/01e Plot LDs = 0.05 V 'DS 	5.-I/i . 
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Figure A.6: Drain c.uireiit (A) and spot noise at 10 Ii (B) variatioii 
with drain voltage for an enhancement iiiocle tiaiisistor. 'GS 
1.59 	BS - 0 V. 
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in reference [94] 
These results ale significant because, as can he seen by comparing Fig-
ure A.6 (A) and Figure A.6 (13) the drain current increases and begins to 
saturate before there is a rapid increase in noise with drain voltage. For 
example, at a drain voltage of 450 mV for this sat ilpIe, the device output 
conductance, Yds,  is 7.42 1tA/11 giving a 119d. Of approximately 135 /42, and 
the 10 ii: noise is around 3 p. V1VTj-z  compared with its saturation value 
Of approximately 7 1tV/. Designers of specific circuit ('lelileilts tinY he 
able to use this, Ii iiili ig to improve device perluiti aijee wile I a at LI iii ng 
acceptable circuit, para.i1 ieters. 
It, is generally accepted [5, 95, 96] that low Freq uency i i tOt se pmvcr shows 
a. reciprocal dependence on device area.. This dependence was seen in men-
sure.nients on enhancement mode MOS transistors designed with square gate 
geometries. Figure AA shows the noise f)O\/V plotted agaIn st the reciprocal 
of area.. 
Finally in tins section the elf ects of operation at lower tei up mat U i'm will 
he discussed. Operation at temperatures' Lower tl.mi ni nbiei t. cat i lend to 
improved device performance, particularly in enhancement, mode MOS tran-
sistors [27. 97, 98, 991. In Chapter 2 it was shown that reducing the device 
temperature from room temperature to 77 K (liquid nitrogen tellipera.ture) 
should lead to a reduction in thermal noise voltage by a factor of around two. 
This figure is actually 1.97 for a. room temperature of 300 K. Figure A.8 
compares the noise characteristics of a. 100 pm. by 15 pm transistor biased in 
the linear region at. 300 K (curve A) and 77 K (curve B). The thermal noise 
voltage floom' above 10 iR r shows the expected reduction. ..reduction in 
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Figure A.7: Noise power variation with I/area for enhancement 
mode MOS transistor. 1,,'-Ds  = 0.2 V. VBS 	—4.5 V. 1' = 77 K. A 
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Figure A.S: Enhancement iiocle MOS transistor at .300 K ( A) and 
77 K (B). 
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fabrication batch ineaswecl by lx. [xancliah using the A C U MEN S system at 
the Atomic Energy Research Establishment (A.E. R.E) in Hat-well [62] show 
a similar dependence [70]. A more extensive comparison of the eXperirnen-
tal results obtained for this thesis and complementary results obtai i ed by 
Kanchiah can be found in Appendix 13. 
A.4 Low Frequency Noise in MOS Transis-
tors with no Threshold Implant 
The iutiinsc swiace (Ilallilel N/lOS trajisistors (xaliliTicd inn wen lub-
ricated on exactly the sailie waiirs as the ('111w.i1(enielll illodc sIrlIltIHes 
described above An extra mask was 111trodticcd to selecti cclv block thii 
boron Oiresliold implant from seine deVices Ofl tIn' test (hi p. In this Wa it  
was possible to coin pare characteristics of ell hall cement ai id mtrmsc MOS 
transistors which had been subjected to exactly tin- san ie process coiid itioi Is 
in terms of oxide growth, annealing, polycrystal Line silicon deposition. au d 
other steps. 
Extensive measurements oil the two types of device have revealed very 
little difference in either the d.c. or noise characteristics once adjustments 
have been macic for the shift in threshold voltage. By meaiis of illustration. 
Figure A.9 shows noise spectra for a 100 pm by 15 pm MOS transistor \vItiI 
no boron threshold implant. The bias conditions are identical to those for 
the enhancement transistor shown in Figure A.5. except for a negative gate 
voltage shift of around 1 .2 V. to compensate for the difference in threshold 
voltage. BY comparing Figure A.9 with Figure A.5 we see that the I misc 
characteristics are ind'd \'erv similar. The close correlatmi i I )(l \veen the 
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1K 
r) Cy (Hr) 
Figure A.9: Noise spectra for intiinsic' eiihanceineiil mode MO$ 
transistor at 300 A. 117Gs 	0.4 V. 	- 0 I 
to/) 	)iOL VDS = 0.8() 'V 'DS  =25.8 	i4 
DS = 0.60 V IDS  =25.1 ji-1 
0.10 i: 'DS = 2-1.3 /L I 
DS =0.30 V 'DS  =22.3 	.-1 
\DS = 0.20 V IDS = 18.1 fLI 
VD 	= 0.15 ' 'DS = 14.1 JI.4 
VDS = 0.10 V 'DS = 10.6 p.I 
bo/low pio/ 1DS 	005 'DS = 	p --1 
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two types of cic\;ice is seen ill all bias, geometry and teni pelatule depen-
dences. It is concluded from these measurements that any damage clue to 
the boron implant remaining after the anneal does not, adversely iii] uence 
the noise performance. This is a significant result because it would be diffi-
cult to increase the anneal time further clue to the high solu hi ity of boron 
in silicon-silicon dioxide. Already in Figure A.2 a reduction in the boron 
concentration can be seen at the surface clue to boron being drawn into the 
oxide during subsequent high temperature process! ug steps. \\i iii a&lili tional 
high teinperaturi' treatment t licit I lie boron level at I lie Sill a-( c null hI In hil.  
ther reduced, mid the ('llectivelless of tlie inpiant 'otrlrol h rig lire iii (sliuld 
voltage would be reduced. 
The nature of silicon crystal growth naturally leads to fluctuations in the 
substrate doping [[0]. it is concluded from these experiments tl at tIe 1)01011 
implantation step should be reta.iied to provide a degree of t h tesirold voltage 
control with no degradation in noise performance. It should be emphasised 
that these conclusioi is call only he applied to the Philips Sou tliaripton pro-
cess where the devices were fabricated. 
A.5 	Low Frequency Noise in Depletion Mode 
MOS Transistors 
The noise characteristics of depletion mode MOS transistors are now pm-
senteci. It will he shown that the noise behaviour of depletion mode trail-
sistors is substantially different from the enhancement mode structures de-
scribed above. In Chapter :3 it was observed that ill depletion and deep 
depletion mode devices it was possible to set the gate voltage and snlsl rate 
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bias so that the majority of the charge forming the chan nd was isolated from 
the surface. By controlling the bias in this way, it is possible to see what 
influence channel proximity to the surface has on device noise characteristics. 
Figure A.10 shows the noise spectra for a 100 lim b F) /00 depletioii 
mode 1\40S transistor. Once again, the bias conclitiotis are identical to those 
used for the cii hai.icement and intrinsic MOS transistors in Pigu ic A.5 and 
Figure A.9 with an appropriate shift in the gate voltage to compensate for 
the negative threshold voltage. Comparing Figure A .1 () with Figure AS and 
Figure A.9 it can he seen that the pectra for the depletion mode device ate 
completely differei it. I tistead of time I /ffl ty p of Clepelidelice observed Ill the  
case of the eiihaiiceineiit and intrinsic MOS transistors, \•ve 5(-'c a Loietitziaii 
type distribution with some characteristic time constant. T0 . 11] is gives a. flat 
plateau at frequencies below I fT0 and a steep roll-oft at freq I emicies above 
1/T0. The slope of this steeper section of the spectra is close to I //2.  but 
this gradient is reduced where the no1se characteristic 11wels 111c I lien ia.l 
noise floor. 
Figure A. ii (A) shows the drain characteristic for the device, and Fig-
ure A.i 1 (B) shows the spot noise at 10 i1. as a lunction of drain voltage. 
Once again, the data, points in Figure A. II are drawn from the sa me set 
of results as the data. ill Figure A.10. As in the case of enhancement mode 
MOS transistors. the drain curreiit is observed to sat iiralc b/oi' the low lie-
clueI1cy noise reaches a. nia.xirnum .A drain voltage of (iOU 10' \vouldl res nit. 
in a 9d3  of 1.42 jt.4/1,". giving a 1 /9d of 106 (l. with a. noise voltage. C,.1 of 
around 7 t I'] /JT at 10 H. These parameters are both inferior to those 
for the enhancement structure described in sect ion A.3. This is due to 1 he 
softer' characteristics seen in depletion mode MOS t ia nsistors [19]. and is 
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Figure A. 10: Noise spectra' for depletion mode MOS transistor at 
300 K. VGS = —3.09 V. BS —5.0 V. 
/0/) p/Of VDs = 0.80 \ - 'DS = 37.1 	/1.-I 
DS =0.60 V 'DS = 3-1.8 /1:1 
0-10 V 'DS  =28.8 n1 
DS = 0.30 1, IDS 	23.9 j4 
VDS = 0.20 V 'DS = 17.7 
0.15 	1  'DS = 	l3. 	-t 
DS 	0.11) 'DS = 9.6 /11 
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Figure A. 1 I: Drain current (A) and noise wltagc at 10 II.: (B) 
depciideiice on diaj ii voltage in depletion 1110(11' MOS 1 ral sister. 
VGS = —3.09 V, VBS = —5.0 V. 
caused by the spatial distribution of charge forming the channel. 
Figure A. 12 shows two noise spectra for a depletion mode MOS transis-
tor. In this case. both the drain voltage and drain en rieli t were kept constant, 
and the gate voltage' and su hsti'ate Was adjusted siii 11 lta.neons lv As I 1w gate 
voltage was made more negative and the substrate bias increased to inaintain 
the drain current the characteristic shape of the noise spectrum changed. in 
Figure A.12 (A). the gate voltage is -1.61 V and the substrate bias —2.0 V. 
In Figure A.12 (B), the gate voltage is niade more positive (-1.06 V ) and 
the substrate more negative (-9.42 V). Under this latter bias condition the 
conducting channel is predicted to he touching the interface and a cIassicaI 
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Figure A.12: Noise spectra under hulk conduction (A) arid surface 
conduction (B) in depletion mode transistor. 1/Ds = 1 .0 H 'DS 
282.0 1iA. 
 VGs = —1.61 V VBS = —2.00 
 i- 	—1.06 V —942 
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Appendix B 
Comparison with Kandiah's 
Results 
This appeli(lix (Olisidels inea.sureiiients 1]iade liv I\. l\aIldlall Oil ([(Vices sun-
ilar to the MOS transistors measured here. in some cases the devices ale 
in fact the identical transistors. Iandia1is measurements were perlurtied 
using the ACTJMENS system at A.E.R.E. Harwell [62]. 
Note that ACUMENS measures cquiva/eiit gate iliput noise voltage. It 
was observed in Section 4.1 that, with this technique the noise voltage must 
be related back to mechanisms in the channel through the device transcol1-
ductance, 9, since the gate noise is coupled to the channel noise current 
via this parameter. In order to compare Kandia.hs results with the results 
in the thesis it is first, necessary to convert, his equivalent noise voltages 
into absolult noise voltages by considering both time ttaiisco,iductaiicc. urn. 
and 	the charnel conductance. g 3 . for the CI(:'Vice UI der test .. -\ Si liii ia rv Of  
Ranchaims most important results is now presented 
For enhancement mode MOS transistors biased in strong inversion. the 
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measured low frequency i oise is not. a strong mud io I I o  (I a.uu volt age, 
drain current, substrate bias, or temperature. 
For depletion mode devices, the noise is at a, flhiflilliUfll for temperatures 
between about 120 A and 140 K. This minimum is simila.r to that 
seen in JFET S [100, 101]. 
1ancliah observes an increase in noise in (lepletion ii uode (levices as il le 
substrate bias is decreased (cl. made 1)10)1' tiegal Ail. se higure 111.  
The bins network employed by A CU N'IENS will automat ica.l ly increase 
the gate voltage to maintain the selected drain current. This is consis-
tent with results here since increasing the substrate his has the ellect 
of pushing the channel towards the siicon-silicon dioxide interlace. 
A c() plete mou pa.rison of all Ra.nda.h s results is 11ol pssi I )le since the 
A(__JJMENS system is designed primarily for devices biased into the satura-
tion mode. The system developed in this research for noise measurements 
is best eniployecl with MOS transistors biased in the linear and t ii ode (or 
near saturation) regions. In saturation mode. a, high value for 1/Yd, means 
that the noise voltage developed across the channel is effecti velv shouted 
out' by the input, impedance of the amp1! her. A degree of overlap did prove 
possible. however, and a. direct comparison of results obtained on the two 
measurement systems has been performed. 
Figure B.2 shows the noise in an enhancement. node MOS transistor at a. 
number of frequencies for a. range in temperature. Note that this plot illus-
trates the weak dependence of noise on telulperal UN' i) ('II lid ileel))ell) Illodc 
devices. Figure 13.3 shows the noise spec!, ruin ii easured at I iqu ftl iii! rogen 
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Figure B.1: Noise in clepletioii mode MOS I ran sstoi a.s n iea.s ii ted 
by Nancliah on ACUMENS [70]. T = 129.1 K. 'DS  = :3004. 
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Figure B.2: Noise in enhancement mode MO S transistor as 	a- 
sured by Kancliah on ACUMENS [70]. IDS = :3001A. Y5 = 2 V. 
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Figure 13.3: Noise ii en hancenient n iode MOS trai sislol at 77 K 
IDS = 300i4.  VDS = 2 1/, YBS —2 V. 
in Chapter 4. Although the two sets of data are at different temperatures 
(77 K and 80 K) a comparison between these two graphs is valid since Fig-
ure B.2 shows that there is little dependence of the low [reque.ncy noise on 
temperature. 
Now, the noise as measured by the 10 H filter at SO K in Figure B.2 
is around 0.55 1iV/ 	in Figure B.3, the noise at 10 Hz is around 
40 V/v". In order to compare these results it is necessary to convert 
the former from an equivalent, noise voltage to an absolute noise voltage. TO 
recap. the absolute noise voltage. e, call be found [rom 11w eq iii \'aIeiIt oNe 
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voltage. 0,q, USiflg 
- Veq 	 (B.I) 
[1d8 
Further, the tua.nsconductaiice, g of this device at liquid n tiugen tempera-
ture and operating point is 140 1iA/V, an(It lie  conduct.aiice is 2.5 /1//V. Us-
ing this relationship, Randiah's result yields an absolute voltage of 30.8 iV/ '/71 
at 10 Hz. This is within 25 % of the result in Figure 13.3. 
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Relevant Publications 
A total of three external papers were published (luring the course of the 
research for this thesis. These papers are reproduced oil the pages which 
to] low. 
iIl( first [Sb] reports the a.noniaious oscillation seeji Ili depletion and 
(I(el) (lepletiol) node MOS tta..nsistoi's at tetnpera.Iiires lower tha.ii a.nihieiit. 
The second H] presents the iliost, iinportait jesuIts III ( hnptr Ti. Flu 
pp" shows that by careii.L choice of bias pollit, LIe low lre WI (V I JIS(' ill 
S (Imp (lepletioli mode MOS transistor may he reilu (ed by catehtil cboce of 
operating poi ii t. 
Uie IiiiaI paper 	was an iiiyil,ed paper presented at the I11etillg of the 
Electroclicinica.l Society of America Ili Hawaii. lift paper gi \S a i o\ iV ew 
of noise mechan is ins Ili M OS transistors with the emphasis oil low tet I 
atme operation. Low noise operation in deep depletion mode MOS devices 
is discussed. 
ANOMALOUS OSCILLATION IN 
DEPLETION-MODE MOSFETs AT 
LOW TEMPERATURE 
Indexing terms: Semiconductor devices and materials, MOS 
devices, FE Ts 
Results are presented which show unusual behaviour in 
silicon, n-channel depletion-mode MOSFETs having phos-
phorus doping. At 77 K these devices exhibit a low-frequency 
oscillation whereby the MOSFET channel periodically turns 
high resistance for a short period. 
Introduction: The operation of MOSFET analogue circuits at 
low temperature yields improved bandwidth and reduced 
thermal noise.' 2 Parameters such as saturation current and 
transcondiictance for enhancement-mode devices are in-
creased due to carrier mobility improvements. 
There are many applications for low-temperature analogue 
MOS circuits. One such application is in the design of inter-
face circuits for use with infra-red detection systems where the 
entire assembly is cooled, for example, to liquid nitrogen tem-
perature.3 
Conventional surface-channel MOS structures are too noisy 
for use as components in circuits of this kind. Interaction 
between charge carriers and surface states near the silicon/ 
silicon dioxide interface increases low-frequency (or flicker) 
noise.4 
Depletion-mode devices offer potentially superior noise per-
formance at low temperature, since the conducting channel 
can he made to form away from the interface.',' This is due to 
donor atoms such as phosphorus or arsenic 'freezing out' 
close to the surface. The degree of freeze-out is controlled not 
only by temperature, but also by band-bending due to applied 
gate voltage and substrate bias. 
Measurements and discussion: Devices in these experiments 
were cooled by immersing them in liquid nitrogen (77 K), 
oxygen (90 K) or Freon (196 K). The samples were enclosed in 
sealed packages to keep the coolant away from the surface. 
Fig. la shows a noise spectrum plot for an n-channel, 
boron-doped, silicon, enhancement-mode MOSFET at liquid 
nitrogen temperature biased in the linear region. The slope of 
the low-frequency section of the plot is close to - 1/2, showing 
that the noise power is proportional to 1/f Our results have 
shown that the operation of n-channel enhancement devices at 
any temperature down to 77 K would not offer any significant 
improvement in low-frequency noise performance. 
Fig. lb shows the noise spectrum for a phosphorus-doped, 
depletion-mode MOSFET biased in the linear region at liquid 
nitrogen temperature. Superimposed on the 1/f noise region 
there is a broadband feature containing structure at around 
12 Hz. Fig. 2 shows an oscilloscope trace showing the AC 
component of drain-source voltage on the same device. The 
device was operated in a constant-current configuration, so 
the spikes in the time domain reflect an increase in channel 
resistance. The frequency of oscillation is not at all coherent, 
and at times can be quite erratic. An increase in temperature, 
however, gives an increase in frequency of this anomalous 
effect. For this sample, the frequency of oscillation moved 
from around 12 Hz to 80 Hz when the temperature was raised 
from 77 K to 90 K. 
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The period is independent of drain and gate bias, but the 
magnitude is a strong function of drain current. At zero drain 
bias, the oscillation cannot he detected. As the drain current is 
increased, then so does the magnitude of the peak. At thresh-
old voltage and below, the peak is lost in the thermal noise of 
the channel. 
The oscillation has not been observed in depletion-mode 
devices at 196 K or room temperature, nor has it been 




a Noise characteristic of enhancement-mode MOSFET at 77 K 
b Noise characteristic of depletion-mode MOSFET at 77 K 
It is difficult to conceive of a physical mechanism which 
could account for this phenomenon. One possible explanation 
is as follows. 
If for some reason the ionised donors in the channel region 
were to suddenly freeze out, then this would have the effect of 
increasing the channel resistance. To maintain the drain 
current, the constant-current bias supply would increase the 
drain voltage to compensate. The resulting increased power 
consumption would heat the channel region of the MOSFET. 
This would in turn reionise the frozen-out donors, and 
pseudo-equilibrium would be restored. 
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Fig. 2 Oscilloscope trace showing anomalous voltage oscillation 
10 ms/div, 50 1LV/div 
If the oscillation were caused by a thermal effect of this 
kind, then one might expect the frequency to be a function of 
device power consumption. Measurements to date have failed 
to show any such power dependence. 
No references to oscillations of this kind in silicon have 
been found in the literature. However, Canfield and Forbes' 
have presented results showing a very similar effect in GaAs 
MISFETs at room temperature. 
Future experimental work will include measurements over a 
wide range of temperatures by placing samples in a variable-
temperature nitrogen cryostat. 
Conclusions: Phosphorus-doped MOSFET devices can exhibit 
an anomalous low-frequency oscillation at low temperatures. 
The physical mechanism appears obscure, and further work to 
establish the nature of the effect is being undertaken. 
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LOW-NOISE OPERATION OF BURIED 
CHANNEL MOS TRANSISTORS 
Indexing terms: Semiconductor devices and materials, Tran-
sistors, MOS structures and devices 
Results are presented which show that extremely low-noise 
performance is possible in buried n-channel transistors. By 
careful choice of operating point, low-noise operation with 
useful gain is possible. The use of these devices as circuit 
elements is discussed. 
Introduction: By implanting impurities into the surface region 
of a MOS transistor of a type complementary to that of the 
substrate, a 'buried' conducting channel may be formed away 
from the high trap density associated with the silicon/silicon 
dioxide interface.' Many authors'-' have reported significant 
improvements in noise performance possible when using 
buried channel MOS transistors. Results presented here 
confirm that the characteristics of the output noise are very 
strongly dependent on device bias conditions, particularly 
gate voltage and substrate potential. Moreover, by careful 
choice of operating conditions, a low-noise regime has been 
identified at which the spot noise measured at the output is 
equivalent to a root-mean-square voltage of 30 V//(Hz) at 
10 Hz. The results will be of particular interest to designers of 
low-noise analogue circuits employing MOS technology. 
Experimental details: The buried channel transistors used in 
these experiments were fabricated on a p-type 20Cein, <100> 
substrate. An n-type well was formed by implanting phos-
phorus ions into the silicon at an energy of 80 kcV and a total 
dose of 72 x 10''atoms/cm'. A 24h drive-in at 1050C gave 
a metallurgical junction depth of 285 pm and a donor concen-
tration of 52 x 1015 atoms/cn)3 at the silicon/silicon dioxide 
interface. Buried channel devices were formed by implanting 
an arsenic source and drain into this n-well. Results presented 
here are for devices of 100 x lSpm and a gate oxide thickness 
of 750 A. 
Noise measurements were performed using a Brüel & Kjr 
digital frequency analyser type 2131 with a Brookdeal 5004 
preamplifier. Transistors were biased using a simple battery 
power supply, and absolute noise was measured across the 
channel. A Hewlett-Packard 4145 semiconductor parameter 
analyser was used to obtain the DC characteristics. 
Experimental results: For positive gate voltages, the conduct-
ing channel forms such that it is close to or touching the 
silicon/silicon dioxide interface. The observed noise behaviour 
is similar to that measured for an enhancement (surface 
channel) transistor.* We now investigate what happens to 
noise performance when the channel is formed away from the 
interface. 
Fig. I shows the noise spectra for a saturated 100 x 15pm 
gate area buried channel device under three different gate 
voltages (VriS ) and substrate bias points (V85). Drain voltage 
and current were kept constant. It can he seen that as V05 was 
made more negative (and VB5 made more positive to maintain 
the drain current), the characteristics of the transistor noise 
change considerably. 
* KAND!Ai-I. K.: 'Low frequency noise measurements in field effect tran-
sistors'. Department of Electronics, University of Southampton, to be 
published 
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Fig. la is typical of the observed spectrum over a wide 
range of V(;S /VBS  values. The characteristic is dominated by a 
time constant of around 100 ms, giving a plateau below 10 Hz 
and a sharp roll-off above this frequency. At frequencies above 
5kHz we observe the 'white' thermal noise floor. 
As 1' is made more negative, the low-frequency contribu-
tion to the noise spectrum is reduced and the characteristic 
corner frequency identified above is increased (Fig. lb). At still 
more negative gate voltages, we observe a flat noise spectrum 
with very few components at lower frequencies (Fig. Ic). 
A similar dependence is observed for a nonsaturated device 
(Fig. 2). This indicates that the measured reduction in low- 
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Fig. I Output noise spectra for buried channel MOS transistor in satu-
ration region 
a VGs = — 20, Vns  = —2OOV 
h V05 = — 25V, I'HS = — 045V 
C 	—27V, V= •-030V 
I' = 500 niV, Ivs = 967 pA 
Fig. 3a shows device transconductance as a function of gate 
voltage, and Fig. 3b shows spot noise measurements made at 
10 Hz as a function of gate voltage. We see a reduction in g,.,, 
when the channel moves into the bulk, since the gate effec-
tively loses some control of the charge forming the channel. 
Comparing Figs. 3a and h, it can be seen that the device noise 
falls off before the g,, is reduced. This means that low-noise 
operation with high gain is possible if the gate voltage is 
arranged to he around —25 V for this device. Similar results 
have been observed in a number of devices across wafers and 
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Fig. 2 Output noise spectra for buried channel MOS transistor below 
saturation 
a 	= 	239 V, J" = -0-70V 
h V= —245 V. V,5.= —055V 
c V 	= —251 V. I' = —045 V 
= 50 in V, l,,. = 115 /LA 
Conclusions: We have seen that, by careful choice of operating 
point, buried channel MOS transistors can return useful gain 
with extremely low-noise operation, some three orders of 
magnitude below that for a typical enhancement-mode tran-
sistor at 10Hz. However, the present devices have relatively 
poor saturation characteristics, with r 1, 	7 U2 for operation 
in the low-noise regime. Such a low value of rd , precludes their 
use in conventional NMOS and CMOS analogue circuit 
designs. However, when realised in a combined bipolar-
CMOS process,' the high input impedance of a buried 
channel MOS transistor can be combined with the increased 
g of bipolar structures to provide an amplifier with low 
noise, high input impedance and high gain. The buried 
channel devices may also find application in certain common 
gate circuits, or in circumstances where low I/f noise interme-
diate value resistors are required. It is evident that further 
work is required to produce a MOS transistor having such 
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Fig. 3 Buried channel MOS transistor perfiirinance with gate voltage 
(a) Transconductance and (h) output noise voltage at 10 MHz 
V 	= 500mV, 1 = 967 pA 
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MOS TRANSISTORS - NOISE PERFORMANCE AT LOW 
TEMPERATURE 
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A ii. overview of noise i cchaiisms in nietal-oxlde-s(ini.conductoi 
(MOS) Ivansistoisis preseited. Results air yivcv. showrni the 
li01SC pei]JOViliaiC( of COnVeiLtiOiiOi eii/i,aiiceiiit lit lliOd( aiid drpir-
lion mode 4105 .tIuiiSZStOl.5 under (1 iom.dcvamuJ( 0/ opelatmn(J con-
dtiomis and tempeva/uie.s 1 potentially IOW liOl.( buimed channel. 
deep (lepletiomi MO', tvairsisto, Is dnci'mbrd. It i.,  .41.0W1I flint h 
careful choice of bias conditions the conducting channel can be 
made to form away fron the silicon-silicon dioxide ii tei/ ace re-
sulting in etveinelij low output noise. The use of these clevtces 
as Circuit elements is discussed. 
1. INTRODUCTION 
MOS transistors are playing an increasingly important role in analogue 
circuits and systems [1], particularly at low temperatures for some key ap-
plications. Advantages of operation at temperatures below ambient include 
higher speed clue to increased electron and hole mobility, improved ther-
mal noise behaviour clue to reduced plroioii scattering, and greater packing 
density clue to improved heat. dissipation [2]. There are ninny applicatiot 15 
for low noise analogue MOS circuits, including high resolul ion \-ra.v and 
gamma. ray spectrometry [3] and advanced infra-red detect ion [-i]. in tile 
latter example. the entire assembly of detector and interfacing circuitry can 
be cooled to, for example, liquid nitrogen temperature for improved focal 
plane performance. For these requirements, the analogue circuit designer 
needs a detailed understanding of \1OS characteristics and noise behaviour 
185 
at a range of operating bias points and temperatures of interest to be 
able to implement the necessary low noise, high gall input buffers. 
This paper presents an overview of noise mechanisms relevant to MOS 
transistor operation. The process details for the MOS devices studied are 
discussed. A strategy for measuring noise is given and detailed noise mea 
surements for MOS transistors presented. Finally, the potential use of the 
devices studied as circuit elements is treated. 
PROCESS DETAILS 
This sectioi i outl i nes tin-' main process steps used to labticate tie devices 
used in these cx pen ii ien ts. Tl nec types of n-ciia.ii nd M08 I ausist 	a urs re 
considered here: eni ancemen t mode, depletion node and (led]) depict oil 
Figure 2.1 shows aschematic cross section of these transistors As we si all 
see, the dice]) depletion dlcvces can offer extrenielv good noise periorniance 
when bias conditions are diosen to ensure that tie coiiductmg damel is kept 
away from the silicon-silicon dioxide interlace All devices were fabricated 
on a p-type 20( - ciii < 100 > substrate. The en haucemen t node M OSTs 
were boron implanted through a. 750 A oxide at an energy of :3.0 Ie V 
with a total close of' 4.5 x 1011 (i/eni cm'. Dep ietioi I mode devices were 
formed by implanting arsenic into the silicon at 40 I:e\ v\-Itli a close of 
1.56 x 1012 aiom cm', followed by a. 20 hour drive-in at 900 0(  giving a 
junction depth of 0. 15 pin. Buried channel (deep cleH'tio ) devices had a 
Phosphorus implant at. 80 keV and a. close of 7.2 x 1011  cm-', followed by a 
24 hour drive-in at 1050 0(1  giving a. junction depth of 2.8 pin 
NOISE MECHANISMS 
There are three types of noise niechanisin relevant to t lie o perat in I of 
the MOS structures examined here [5]: thermal noise. shot noise and flicker 
(or 1/f)  noise. 
3.1 Thermal Noise 
In 1928 .Johnson [6] found experimentally, with a theoretical proof given 
by Nyquist [7], that. the root mean square ( riiis ) noise volt age. c. across a 
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resistance, I?, m thermal equilibrium at an absolute temperature, 1', was 
= 	k 7'!? B 	 (3.1) 
where k is Boltzmann 's constant and B is the band wid t Ii of the ii leasuri ng 
system. 
It is well known that this equation applies to any passive two terminal 
network at a. temperature, T, with a, series a..c. resistance, H. In the context 
of IVIOS transistors biased below 'saturation' where the device appears like 
a resistance, R is 1/9d3  where 9d,  is the small signal channel coiiducta.nce. 
The thermal noise level provides a, white noise floor. z. c. the theoretical 
noise Inininlu in for that resistance at, that particular let ii perat.0 ye. 
3.2 Shot Noise 
Schot.tky [8] carried out. in 1918 the Iirst, theoretical study of II ucluatiot is 
in the anode circuit, o a. teinpera.t.ureli nited therniioiiic (liode. Shot noise is 
also observed in sol RI state devices and arises h-oiii Ow correlated depart ii r 
of carriers entering the s pa,cec barge region sepa.ra.t ii ig i and it t \. pC ii ia.t,eri al 
The ma.gli itude of the ruts shot noise current.. l. is gi \'et I by 
in = 	 ( 3.2) 
where e is the electronic charge and I is the dc current. [lowing in the device. 
As we shall see, the noise results presented here indicate that, buried channel 
MOS transistors appear to have a, broad-baud shot noise con t.ributioii when 
driven in the saturation mode. 
3.3 Flicker Noise 
All electronic devices carrying a. direct current exhibit a low frequency 
flicker' noise in excess of the thermal or shot noise floor. In many devices the 
noise power increases approximately in inverse proportion to the frequency. 
Thus flicker noise is often called I/f noise, and hua.s been observed over 
an extensive frequency range with measurements having been timade front 
10 	11: to 10 11H: [9. 10]. Theoretically the noise utiust level out as 
zero freciuencv is approached otherwise the integrated noise energy would 
he infinite. 
There call he little doubt that, flicker noise is due to trapping slates of 
some kind but a. physical model which can explain the huge range of time 
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constants observed has remained elusive. What can he said is that trapping 
is more likely in the vicinity of a surface or interface. As we shall see, 
results presented here confirm this since the noise in a, deep depletion MOS 
transistor is reduced substantially when the channel is made to form ill the 
bulk away from the silicon-silicon dioxide interface. 
4. EXPERIMENTAL TECHNIQUE 
This section describes the approach to noise measurements adopted here. 
A number of contrasting experimenta.l techniques arc described and justifi-
cation for the chosen strategy is given. 
4.1 Principles of Noise Measurement 
There a.ie two fu ndarncn tally different approaches to perform g noise 
measurements. in the first ap proa.ch , a calibrated i iose son rce Whose inag-
nitucle can he altered is used to determine the equivalent gate input noise 
for the transistor under test. Figure 4.1 shows the experimental configura-
tion. With switch S closed the calibrated noise source is effectively shorted 
out and the noise power is measured at some specific lreciuency. Switch S 
is now opened and the 3 dB attenuator is introduced between the device 
under test and the amplifier. The niagni tucle of the 	IIWSC Sour(:(' is 
varied until the noise measu ted al the output is at its previous 	111C. 
magnitude of the calibrated noise source is then a iiieastuv of if e eq iii valet 1. 
gate input, noise. The noise source can take the ['01-111 of a. pseudo-raiidoiii 
binary sequence generator [3] or a. temperature-li niited vacuum diode [11]. 
Vacuum diode noise sources are only useful for frequencies above 1 kHz. 
Below this frequency the noise spectrum is dominated by flicker noise. -1 
priori knowledge of the device tra.nsconcluctance. g. ai'icl the small signal 
channel conductance, g, can he used to calculate the noise current, t, in 
the channel or noise voltage, r. across the transistor on t.pul source and 
drain terminals. 
The main advantage in using this strategy to measure noise is that pre-
cise knowledge of the effective noise bandwidth of the filters and accurate 
calibration of the rms power meter are not prereIuiites. However, as we 
shall see in section 5 the g of a MOS transistor is a. dependent on operating 
point. This is pa.rt.i cularlv true in depletion mode and buried channel V[OS 
transistors where we see a. reduction in g when the conducting channel is 
forced to move into the bulk and there is no longer tight coupling between 
the gate and the (Ilarge forming the channel. For a, constant absolute cut-
rent this leads to an ifl(21C(LSG in equivalent gate noise voltage. 11 iidesiia,b1t 
second order effects such as this can he misleading and make meaningful 
analysis of results of noise measurements difficult. 
An alternative technique for measuring noise is now discussed. By know-
ing the precise characteristics of the band-pass filters in Figure 4.1 and by 
using a, calibrated noise power meter it is possible to measure directly the 
noise power in the device under test without having to resort to using the 
calibrated noise source and 3 dB attenuator. 
This is essentially the strategy adopted here. 1 lowever, the (liscret,e hand-
pass litters and power meter in Figure L I . I are replaced Lv a 50 cl at i el 
spectrum analyser. 
4.2 System Overview 
This section presents a, general clesctiptioii ol the noise measuring system 
used here. 
Figure -1.2 shows a. block diagram of the apparatus. ft as voltages amid 
currents are delivered to the device u ider test Lv a. ba.t i.ei\ bias supply. 
Absolute noise voltage is measured across the sou ice and drain of the tran-
sistor. A i3rookdea.l Ultra.- Low Noise P re-ampt i tier wa.s used to it at.ch  the 
magnitude of' the noise voltage fluctuations to the in put. seiisiti vitv of the 
spectrum analyser. The spectrum analyser used wa.s a Brhei a.nd hjei Dig-
ita.l Frequency Analyser type 2131. The spectrum analyser comprises 50 
band-pass filters ranging froni 2 /1 to 160 /i-I:. By kiiowing the gal ii of 
the ampltier. the effective bandwidth of each, fitter am id the 111put sen sit i vii V 
of the spectrum analyser it is possible to calculate direct lv I he Ilia.gn ii tide of 
the absolute noise voltage across the channel. 
A niea.sure of the absolute noise power as a. range of tretj nem tiles provi (les 
insight into the noise mechanisms in the device under test and oilers design 
engineers a. pert emit indication of device noise performance. 
A nul]]ber of precautions were necessary to prevent interlereiice a.iid pick-
up from external sources, particularly electrically-powered equipflJellt. else-
where in the laboratory. The device under test, the battery bias supply and 
the amplifier were all placed inside a. double-skinned Faraday box approxi-
mately 500 mm x 500 mm x 500 mm. The outer skin wa.s con nected to the 
building earth. The inner skin was allowed to float a.t signal ground and 
as such was at the same potentia.l as the source of the device under Lest. 
The amplifier output was connected to the spectrulli analyser input cut a 
tri-axia.l cable. This cable had the inner and outer screens con nect.ed to the 
inner and outer skins of the Faraday box respectively. Doniimiant interfer-
ence came form the (UN) mauls electricity supply with spikes detected by 
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the 50 Hz and 160 Hz filters, and from the raster scan on the screen of the 
spectrum analyser at 11 kHz. 
A Hewlett-Packard 4145 Semiconductor Parameter Analyser wa,s used to 
obtain the DC characteristics. 
5. EXPERIMENTAL RESULTS 
This section describes the most important results obtained from measure-
inents on enhancement, depletion and deep depletion mode MOS transistors. 
5.1 Enhancement Mode MOS Transistor 
Consider first the ii-channel enhancement-mode MOS transistors. With 
a gate voltage () at zero, the source and drain junctions are isolated by a 
reverse-biased p -. j unction. As 'tAG is increased fro iii zero, a dep]ctioli legion 
forms along the length of the channel. With 1G 	iii nu ng to iicrease, t lie 
surface potential °s  changes from positive to negative au (1 lie coiicei I ratioli 
of minority carriers (electrons) will exceed the hole density. luuder these 
conditions, the region u I derneath the gate is said to be ii verted. It can be 
shown that for small drain voltages, \r,  the drain current. I. is given Lv 
[12] 
W 
/1N607[(1G - VT)D - T] 	 (5.1) 
where /1N is the effective carrier mobility. For larger \D  the device operates 
in the 'safuratioiC regime, and 
W (VG - 	
( 'DI'N(O1 	 5.2) 
2 
As temperature is lowered the carrier mobility is iuiuproved as impurity 
scattering is reduced [1]. In moving from room temperature (300K) to 1iqud 
nitrogen temperature (771\') the mobility improvement can be as high as a, 
factor of 5. However. for high fields the improvement, is hunted to the ratio of 
the carrier saturation velocities and can he as low as L5. Figure 5.1 shows 
the drain voltage characteristic of an enhanceinent-uuocle device at .3001\ 
(curve A) and 771\' (curve B). By taking the ratio of sal uration currents we 
can see that the increase in mobility is around a factor of three. 
Figure 5.2 compares the noise characteristics of an enhancement- mode 
transistor biased in the liiea.r region at :3001\ (curve .-\) and 77 l\ (curve 13). 
Each plot can be divided into two regions At frequet ucies a ho'.e 1 k lIz I lie 
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noise is constant and equal to the thermal noise in the channel. At 300N the 
channel resistance is equal to 16 k:Q giving v, = 16 nV/ IJT. At 77K (Figure 
5.2(B)), v falls to 	S n.V/". The measured thermal-noise'floor' is in 
fact slightly higher than this value since the device is entering saturation. 
Below 1 kI-Iz, the noise shows a reciprocal dependence on frequency. The 
magnitude of this low frequency flicker noise is a. strong 1*U11Ct,i0fl of carrier 
concentration and energy at the surface. At low currents, the output noise 
voltage is directly proportional to 'Ds  Figure 5.3. 
5.2 Depletion Mode MOS Transistor 
The behaviour of depletion and (leef) depletion NI OW at low teiiipern 
tine is substantially different- \t temperatures lower than aiiihieiit partial 
freezcout of the donor iinpla.rt causes a reduction Ki substrate Was s(iisitiv-
ity and an unusual distortion of the gate voltage chara.cterst [2]. Figure 5.4 
shows drain current as a function of gate voltage for a (leep-depiction NI OS'F 
at 3001C and 77K. The gate voltage characteristic at 77K is distorted since 
the degree of donor Neezeout is a. strong function of applied gate voltage, 
VGS. 
For positive gate voltages, the conducting channel foriiis such that it 
is close to or touching the Si hcon-silicoi 1 dioxide interface. Observed noise 
behaviour is similar to that measured for an en liaiiceii ien t. (surface chai nd 
transistor [13]. \'Ve 110W investigate what happen:, to noise pen or 1111 re when  
the cliai I iel is formed away, from the in ted ace. 
Figure 5.5 shows the noise spectra for a sa.tu rated IOU pt" by 15 piii gate 
area buried channel device under three different, gate voltages ( 'G,9 ) and 
substrate bias points (l's)  at room temperature. Drain voit.a.gd-' and current 
were kept. constant. It can be seen that. as GS was made more negative (and 
h's made more positive to maintain the drain current.) the characteristics 
of the transistor noise change considerably. Figure 5.5 (A) is typical of the 
observed spectrum over a, wide range of VGS/lS values. The characteristic 
is dominated by a time constant of around 100 HIS giving a plateau below 
10 Hz and a. sharp roll-oil above this frequency. At frequencies above S kHz 
we observe the white' thermal noise floor. 
As \ s is made more negative, the low frequency contribution to the 
noise spectrum is reduced and the characteristic corner frequency identified 
above is increased, Figure 5.5 (B) .At. still more negative gate voltages, we 
observe a flat noise spectrum with very little structure al lower frequencies. 
Figure 5.5 (C). 
A similar dependence is observed for a non-saturated device. Figure 5.6. 
This indicates t.ha.t the measured reduction in low frequency noise is not 
directly related to the saturation mechanism. 
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Figure 5.7 (A) shows device tl'ai]scofld uctance as it function of gale volt-
age, and Figure 5.7 (13) shows spot noise mea.suretiietit 5 i.uade ill, 10 Utz a.s it 
function or gate voltage. We see it reduction in t/m  when the channel II1OVCS 
into the bulk since the gate effectively loses some control of the charge form-
ing the channel. Comparing Figures 5.7 (A) and (B), it, can be seen that 
the device noise Falls off before the g is reduced.]'his tiiea ns that low 
noise operation with high gain is possible if the gat(' voltage is a rra.iigecl to 
be around -2.511 for this device. Similar results have been observed in it. 
number of devices across wafers and in two independent process production 
runs. 
A similar reduction in noise has been observed in deep dep lotion MOS 
transistors at, 192K, Iiqnid Freon temperature. Below this, at 901< (liquid 
oxygen.) and 77K (liquid nitrogen) certain bias conditions can cause a low 
frequency oscillation to (form na to the noise performance of depletion and 
deep depletion MOS transistors [11]. Figure 5.8 sllo\vs sucl I all OSCillitti011 ill 
the frequency domain.  
6. CONCLUSIONS 
We have seen that, by careful choice of operat ilig p01111 butted channel 
MOS transistors can return useful gain vit Ii ext reinelv low noise opera-
tion, some three orders of magnitude below that for a typical enlia ticun ien I 
mode transistor at 10 lIz. However. the present devices have relatively poor 
saturation characteristics wit Ii 1'ds 	7 /f for operal oil in I lie low iiois(' 
regime. Stich a low value of t'ds  precludes their use in conventional NNIOS 
and CAMS analogue circuit designs. However when '('a! SuIt in a ('0111 hit ed 
bipolar-( \IOS process [15], the high input impedance of a buried chan nel 
MOS transistor can he combined with the increased g of hi polar st ruci ii res 
to provide an amplifier with low noise, high input impedance and high gain. 
The buried channel devices may also find application hi certain comntiioii 
gate circuits, or in circumstances where low I/f noise intermediate value re-
sistors are required. It is evident that further work is required to produce a 
MOS transistor having such low noise performance nit wit 11 more acc( 'I)!  Ale 
circuit parameters. 
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2.1 Schematic Cross Section of Measured 
Devices. 
A Enhancement Mode 
B Depletion Mode 
C Deep Depletion Mode 
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5.1 	Measured 	Drain-voltage 
Characteristics for Enhancement Mode 
MOS Transistor. (100x15 pm) at 300K 
(A) and 77K (B). 
(V05 - VT) = 1.25 V, VBS = 5 V. 
5.3 Noise Dependence on 1DS in 
Enhancement Mode MOS Transistor at 
77 K, f = 20 Hz. 
5.2 Noise Spectrum for Enhancement 
Mode MOS Transistor (100x15im) at 
300K (A) and 77K (B). 
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5.4 Gate-voltage Characteristic for Deep 
Depletion Mode MOS Transistor. 
(100x15 m) at 300K (A) and 77K (B). 
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5.5 Output Noise Spectra for Buried 
Channel MOS Transistor. 
Saturation Region. 
V0 = —2.0 V, VBS =  —2.00 V; 
VGS = —2.5 V, VBS = —0.45 V; 
V0 = —2.7 V, V 5  = —0.30 V; 
VDS = 500mV, 'DS 96.71.i.A 
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5.6 Output Noise Spectra for Buried 
Channel MOS Transistor. 
Below Saturation. 
V05 = —2.39 V, VBS = —0.70 V; 
VGS = —2.45 V, VBS = —0.55 V; 
VGS —2.51 V, VBS —0.45 V; 
V0s = 50mV, IDS = 11.5j.A. 
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5.7 Buried Channel MOS Transistor 5.8 Noise spectrum showing Anomalous 
Performance with Gate Voltage. 	Oscillation in Depletion Mode MOS 
Transistor at 77K. 
Transconductance, and 	 VDS 125 V, IDS = 10 v.A, VGS = 0 V, 
Output noise voltage at 10 Hz. 	VBS = —5 V. 
VDS  = 500mV, 'DS = 96.7pA. 
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